{"id":8582,"date":"2025-12-12T10:34:41","date_gmt":"2025-12-12T18:34:41","guid":{"rendered":"https:\/\/www.testconx.org\/premium\/?page_id=8582"},"modified":"2026-04-06T21:37:55","modified_gmt":"2026-04-07T04:37:55","slug":"testconx2026-sunday","status":"publish","type":"page","link":"https:\/\/www.testconx.org\/premium\/testconx2026-sunday\/","title":{"rendered":"TestConX 2026 – Sunday"},"content":{"rendered":"
\"Image\"<\/span><\/div><\/div><\/div>
Overview<\/span><\/div><\/div><\/a>
Sunday<\/span><\/div><\/div><\/a>
Monday<\/span><\/div><\/div><\/a>
Tuesday<\/span><\/div><\/div><\/a>
Wednesday<\/span><\/div><\/div><\/a><\/div><\/div>
EXPO<\/span><\/div><\/div><\/a><\/div><\/div><\/div><\/div>

Sunday March 1, 2026<\/h1>\n<\/div><\/div><\/div><\/div><\/div>
 <\/div>

There will be breaks including \n refreshments to provide networking time for Tutorial attendees.<\/p>\n

Please note: attendance at the tutorial will be limited. Please sign-up early to not miss out!<\/p><\/h1>\n<\/div><\/div><\/div><\/div><\/div>

1:00 to  4:30 p<\/h1>\n<\/div><\/div><\/div><\/div>
\n
\n
Tutorial<\/div><\/div>
Optional Tutorial<\/div>
<\/div>

<\/p><\/div>

\n
\n“Signal Integrity & Power Integrity: Design, Modeling, Simulation, & Validation from an ATE User\u2019s Perspective” \n<\/div>\n
\n
\n
\nNoel Del Rio\n <\/div>\n\t
\n\n\t <\/div>\n <\/div>\n<\/div>\n\"\"<\/a>
<\/div>\"PDF-Icon<\/a> Presentation Download<\/a><\/div>\n<\/div>\n\t \n
\"Noel<\/span><\/div>

We are in the era of applications using different intellectual property (IP), different die geometries,  and with more than one known good die (KGD) in a single package. Business units exercise the option of integrating different IPs from different IP providers to achieve the desired performance, functional technology, and cost as they are no longer limited to in-house IP. This creates the need to merge IPs with differing speed and power performance requirements. Test and product engineers are tasked with the delicate integration of complex devices under test (DUT), interposers, printed circuit boards, and support circuits. Along with the challenge of IP protection and security.<\/span><\/p><\/div><\/div><\/div><\/div>

Who should attend this tutorial?<\/b><\/p>\n