TestConX^{**}

Archive

DoubleTree by Hilton Mesa, Arizona March 3-6, 2024

© 2024 TestConX- Image: iStock-1455326382 siep bueneker

TestConX 2024

Signal Integrity 1

Test Hardware Signal Integrity Design for SOC with IP-Specific Impedance

Noel Del Rio NXP Semiconductor



Mesa, Arizona • March 3-6, 2024

TestConX Workshop

www.testconx.org

March 3-6, 2024

Signal Integrity 1

SI-Design for SOC with IP Specific Impedance Agenda

- SOC I/Os with unique impedance requirements
- SERDES signal path segments
- Modeling, Simulation Results Table
- Signal path SI Integration Process
 - Transmission line performance of each segments
 - Complication and variability of test socket
- DDR SI modeling
- Dominant entities of the transmission line integration
- Summary and Conclusion

Test**ConX**®

Test hardware Signal Integrity Design with IP Specific Impedance



TestConX 2024

Signal Integrity 1



Signal Integrity 1



Signal Integrity 1

SI-Design for SOC with IP Specific Impedance

- **IP Specific Impedance**
- The requirement includes Package Design Rules.
- Requires PCB Structures(pads, vias, traces) to comply with IP specific Impedance.
- Requires Test Socket to comply with IP specific Impedance
- Requires board component to match with IP specific impedance



Test hardware Signal Integrity Design with IP Specific Impedance



IP modeling, simulation results with PRBS-31 for the complete signal path (lp-package-socket-pcb)

ІР Туре	Model	Impedance (Diff) (Specifications)	Data Rate	Modeled, Simulated best results Impedance range (Ohms)	Point of Measurements
PCIE	Т	85 Ohms	16G	(850hms)- 90 Ohms	External
DDR	Т	80 Ohms(40 Ohms SE)	8G	90 Ohms to 100 Ohms	Internal
Ethernet	Ι	85 Ohms	16G	85 Ohms to (90 Ohms)	External
PCIE	Ι	85 Ohms	10G	85 Ohms to (90 Ohms)	External
USB3	Ι	90 Ohms	10G	90 Ohms	External
DDR	Ι	80 Ohms (40 Ohms SE)	4G	90 Ohms to 100 Ohms	Internal
PCIE	L	100 Ohms	28/32G	90 Ohms to 100 Ohms	External

Over 160 circuit permutations modeled Test**ConX**®

Test hardware Signal Integrity Design with IP Specific Impedance



www.testconx.org

TestConX 2024



TestConX 2024

Signal Integrity 1



TestConX 2024

Signal Integrity 1



Session 2 Presentation 3

Signal Integrity 1



TestConX 2024

Signal Integrity 1



SIGNAL INTEGRITY SAME HARDWARE DIFFERENT I/O IBIS MODELS



Test hardware Signal Integrity Design with IP Specific Impedance

12

TestConX Workshop

www.testconx.org

March 3-6, 2024

Signal Integrity 1



Signal Integrity 1





Test hardware Signal Integrity Design with IP Specific Impedance

14



Signal Integrity 1

Bits 2018 Slide on Test Socket & Transisions



At 28+ Gbps, transition to/from socket as important as socket!!!



Test hardware Signal Integrity Design with IP Specific Impedance

15





Signal Integrity 1



TestConX Workshop

www.testconx.org

March 3-6, 2024

TestConX 2024

Signal Integrity 1



Signal Integrity 1



Signal Integrity 1

SI-Design for SOC with IP Specific Impedance

Test Socket Summary, Comments:

- There is a general lack of knowledge on the impact of test socket on the transmission line segment.
- The impact of contact-zones and its integration to the transmission line hardware is another less understood process in SI design.
- Test socket degrades as a function of insertion count. Design budget to account from Cycle=0 to Cycle=Replacement

Test hardware Signal Integrity Design with IP Specific Impedance



Test**ConX**®

TestConX 2024

WHAT WE LEARNED FROM MODELING AND SIMULATION RESULTS



Test hardware Signal Integrity Design with IP Specific Impedance

21

ANNIVERSAR

Signal Integrity 1

IP modeling, simulation results with PRBS-31 for the complete signal path (Ip-package-socket-pcb)

ІР Туре	Model	Impedance (Diff) (Specifications)	Data Rate	Modeled, Simulated best results Impedance range (Ohms)	Point of Measurements
PCIE	Т	85 Ohms	16G	(85Ohms)- 90 Ohms	External
DDR	Т	80 Ohms(40 Ohms SE)	8G	90 Ohms to 100 Ohms	Internal
Ethernet	Ι	85 Ohms	16G	85 Ohms to (90 Ohms)	External
PCIE	Ι	85 Ohms	10G	85 Ohms to (90 Ohms)	External
USB3	Ι	90 Ohms	10G	90 Ohms	External
DDR	Ι	80 Ohms (40 Ohms SE)	4G	90 Ohms to 100 Ohms	Internal
PCIE	L	100 Ohms	28/32G	90 Ohms to 100 Ohms	External

Data-Eye Assessment @ 90 Ohms acceptable not to compromise yield budget. Not ideal but manufacturable solutions.

Test hardware Signal Integrity Design with IP Specific Impedance



Test**ConX**

www.testconx.org

Signal Integrity 1

SI-Design for SOC with IP Specific Impedance

Modeling and simulation results:

- Compliance to IP specific impedance provided the best results. Specifically for short-wavelength IPS.
- Model-T PCIE simulations indicated best performance at 90 Ohms vs the 85 Ohms recommended.
- Slower data rate or longer wavelength IPs can be made to operate at acceptable deviation with tolerable consequences (e.g. Model-I Ethernet from 85 Ohms to 90 Ohms)

Test hardware Signal Integrity Design with IP Specific Impedance



Test**ConX**®

SIMPLIFIED DDR MODELING AND SIMULATION



Test hardware Signal Integrity Design with IP Specific Impedance

24

Signal Integrity 1



Signal Integrity 1

Critical Entities of Test Hardware Transmission Line Performance(Aside from geometries & dielectric)

- IP Specific IBIS Models as a function of
 - I/O Standards, Technology
 - IP Provider

Test**ConX**®

- Geometry
- As function of wavelength discontinuity needs to be contained and managed for the entire signal path segment.
- Transition Zones between signal segments are common source of discontinuity.





www.testconx.org

Signal Integrity 1

Conclusion, Recommendation

- IP Specific Impedance on a single SOC is here and future of NXP Products.
- One size fits all impedance is less applicable with increasing datarate (shorter wavelength)
- IP I/O Models as function of technology, IP providers have profound impact on the data-eye after transmission line.
- Test Socket design and SI-Integration is an area for improvement.
- This new requirement in SI design is best application for AI-Design (Next TestConx). Specifically for circuit optimization.



Test hardware Signal Integrity Design with IP Specific Impedance



COPYRIGHT NOTICE

The presentation(s) / poster(s) in this publication comprise the Proceedings of the TestConX 2024 workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the TestConX 2024 workshop. This version of the presentation or poster may differ from the version that was distributed at or prior to the TestConX 2024 workshop.

The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors. There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation / poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX", the TestConX logo, the TestConX China logo, and the TestConX Korea logo are trademarks of TestConX. All rights reserved.