

## Test cost saving and test time reduction solution design and application for automotive on ATE

Kaitao Liu

Jibao Fan

Advantest(China),Co., LTD



Virtual ▪ November 21-23, 2023



## Contents

- Automotive electronic classification and testing challenges
- Test cost control solution design and implementation
  - Memory pooling and sharing
  - LIN testing
  - Hardware limitation
- Test time reduction included solution and tips
  - Kelvin test
  - Resources assignment for PMUX
  - Optimized powerup
  - TTR Tips
- Test time analysis tool
- Summary




Test cost saving and test time reduction solution design and application for automotive on ATE


**2023**

2

## Automotive Electronic Classification



### Traditional Automotive




### Traditional Automotive:

- Safety and Chassis
  - ABS, ESC, Airbag...
- Power Train
  - Engine Management, injection, transmission...
- Body comfort electronic
  - Door/window/seat controls, LED lighting, wiper...
- Infotainment
  - Audio, GPS...
- Sensors Control
  - Acceleration, gyro, pressure...
- Car Radar

### New Generation Automotive:

- Hybrid & Electric Vehicles (EV)
  - Battery monitor, Battery Charger, balancing,
  - Motor Driver/controller
  - Switches (HS/LS, H-Bridges...)
- ADAS system extends
  - Lidar
  - Digital Lighting
  - Camera and Sensors
- V2X (vehicle to everything)
  - 5G, Cellular, Wi-Fi, BT, IoT,...




### Electronic Automotive




Test cost saving and test time reduction solution design and application for automotive on ATE

# 2023

## Automotive Electronic Classification-NEV



- 2030: ~50% of all vehicles sold contain electrified powertrains
- Dynamic market environment with emerging (xEV) OEMs
- China major market driver
- Europe leading in 48V hybrid



## Automotive Electronic Testing Challenges

- Different Level VI cards combination
- Increasing components because of high parallelism
- Lots of resource sharing
- Test time and test cost
- High voltage and current requirements and high accuracy measurement
- High test program quality and yield
- Vector memory limitation



Test cost saving and test time reduction solution design and application for automotive on ATE


**2023**

5

5

## Test Cost Control



One good test solution can use lesser license and resource to achieve Lesser test time, Higher yield, and Higher parallelism.



## Memory Pooling and Sharing--Pooling

**Reason:** Some devices require large patterns for functional tests of SCAN (or ATPG) pins. One can deter the issue of not enough pattern memory space during load board design.

**Solution:** PS1600 CHs that belong to 8-Channel group use the same physical memory. This is exploited by the so-called memory pooling. Memory pooling allows you to distribute the vector memory within a channel group flexibly among the channels of the group.



Real case:

Digital Pins(SCAN pins)	10
Digital Pins(Non-SCAN pins)	19
PMUX control pins	24
Utility control pins	4
Total:	57


➤ Distribute the SCAN pins evenly across the PS1600 cards.

➤ If you have unassigned PS1600 CHs, distribute it to 8-Channel group with Scan Pin.

## Memory Pooling and Sharing--Sharing

The channels that are assigned to different sites of the same pin **physically share their vector areas**, provided that these channels belong to the same 8-channel group.


- Multiple pins get data from one memory configuration.
- Pattern content of one pin can be broadcasted to 8 pins.






## LIN Bus-Propagation Delay Local Interconnect Network

LIN hardware setup:



The Propagation delay test :





The specification requirement :

- Stimulus
- Voltage: 18 V
- Stimulus Slew rate  $> 18v/1\mu s$


## LIN Bus-Propagation Delay

- Use PS1600 with amplifier to send high voltage in high slew rate

Real Case: X16



- Consumes lots of components -- consumes DUT Board spaces
- Lower accuracy -- amplifier error involved



DUT Board with wings


1. High Cost
2. More Hardware Risks

## LIN Bus-Propagation Delay


### ❖ Specification

Digital driver <sup>3</sup>		
	$-8\text{ V} \leq V_{IL}, V_{IH}, V_T \leq +8\text{ V}$	$-40\text{ V} \leq V_{IL}, V_{IH}, V_T \leq +80\text{ V}$
Driver states	$V_{IL}, V_{IH}, V_T$ , High-Z	$V_{IL}, V_{IH}, V_T$ , High-Z
Level accuracy	$\pm (30\text{ mV} + 0.1\% \text{ of setting})$	$\pm (50\text{ mV} + 0.1\% \text{ of setting})$
Overshoot / undershoot	10 % of programmed level	10 % of programmed level
Maximum drive current	$\pm 50\text{ mA}$	$\pm 50\text{ mA}$
Driver slew rate (typical)	<b><math>50\text{ V} / \mu\text{s} @ 3\text{ V swing}</math></b>	$80\text{ V} / \mu\text{s} @ 12\text{ V swing}$



### ❖ Results




### First version: with wings



### ❖ DUT Board Design



### Final version: without wings



Test cost saving and test time reduction solution design and application for automotive on ATE

# 2023

## Tester License/Hardware Limitation

### Cards



### Limitations

- Speed and vector memory limitation
- TMU license
- BADC shared among one pogo block(16 pins)
- HV pin is only 01 channel of pogo block
- 8 HCU/differential voltmeters for one card, one per group of 8 chanel
- Digital I/O mode
- TMU license
- Hi-res AWG is available per group of 8 channels.
- TMU license
- ±60 vrange,-60V...+120V range

### Solutions

- Xmode,93K memory sharing and pooling
- Spec search, digital capture
- SA(PPMU),assign to different block
- Use level to active high voltage channel
- Assign to different group
- Create new mode context
- PMU mode, digital I/O mode, several measurement modes, resource sharing
- Assign to different group.±4Vand±8V
- PMU mode, digital I/O mode, several measurement modes,resource sharing
- Default for ±30V range

## TTR Strategy

### Hardware

- Solution
- Assignment

- Kelvin test
- DC resources sharing using PMUX
- Optimized powerup

### Software

- TTR tips

- Software points for TTR
  - Merge RDI BLK
  - Merge test suites


### Tool-TP360

- Measure/analysis
- Breakdown

- Collect and analyze test time
- Check the test program quality

## Kelvin Test

### Kelvin Connection



### Kelvin connection on LB



Kelvin socket



Kelvin prober card

Regulation loop control can compensate the voltage drop on the P# line, make sure the voltage presented to DUT.

## Kelvin Test

### 4 Ways of Kelvin Test

**1**

DUT F S ATE F S AVI64

Relay to GND:  
IFVM with sense over force

**Recommended method**

**2**

DUT F S ATE F S AVI64

Relay to PS1600, PS1600  
force 0V:  
IFVM with sense over force  
**Disadv: additional PS1600 needed**

**3**

DUT F S ATE F S AVI64

By ESD:  
1<sup>st</sup> : IFVM with sense over force  
2<sup>nd</sup>: IFVM with force over sense  
**Disadv: two measurements is needed, will take more test time.**

**4**

DUT F S ATE F S Kelvin measurement unit

By Kelvin measurement unit:  
**Return the pass/fail result.**  
**Disadv: No test value**

```
rdi.dc().pin("ALL_AVI_group").disconnect().execute();//Before change connect state, need to disconnect firstly
//Set up sense only
rdi.dc().pin("ALL_AVI_group").vForce(0 V).vForceRange(3 V).iForceRange(200 mA).iClamp(-200 mA, 200 mA).connectState(TA::SENSE_OVER_FORCE).execute();
RDI_BEGIN(m_tUserRunMode);
rdi.route().applyState("KELVIN_G1_PMX").execute();//close PMUX
rdi.wait(1 ms);
rdi.dc(m_sTsName + "G1").pin(m_sKelvinPins1).iForce(4 mA).vClamp(-3 V, 3 V).measWait(2 ms).vMeas().execute();//--- measure
```

**1**

## TTR-Resource Assignment for PMUX


Pin	Min voltage	Max voltage
PinA	-10V	72V
PinB	-10V	72V
PinC	-10V	72V
PinD	-2V	15V
PinE	-10V	70V

Min/Max voltage requirement sheet


PMUX switches can help achieve the tester resource shared. When resource card forces 72V to PinA, Spike voltage will appear on the PinD no matter the OUT4 switch is on or off.

Possible results:

- Increase the test time
- Damage the device
- Low yield
- Impacted the lifecycle of product



Not a good arrangement



Test cost saving and test time reduction solution design and application for automotive on ATE

2023





## TTR-Resource Assignment for PMUX

### ➤ To remove spike:

- Use the vSlewRate() to control the rise time
- Use stepped force volt to get the target volt
- Use the waveform() and samplePeriod() to slow down the voltage slope

```
rdi.dc().pin(PinD).vForce(72 V).vForceRange(80 V).iForceRange(50 mA).iClamp(-50 mA,50 mA).vSlewRate(100 mV).execute();  
  
analWaveform wavup_72V(*rampup_72*);  
wavup_72V.definition(TM::RAMP).periods(1).direction(TM::POS).samples(72).min(0 V).max(72 V);  
rdi.dc().pin(PinD).vForce().vMeas().waveform(wavup_72V).samplePeriod(10 us).execute();
```

Long test time



Same level voltage pins to one PMUX  
Use relay or capacitor to do isolation

## TTR-Optimized Powerup

### Original:




Resources	Relay	Pin
AVI64_15(TMU)	PMUX	VBAT/VBOOST
AVI64_16	PMUX	VBOOST/VBAT
FVI16_2	AQY222	VBAT
FVI16_4	AQY222	VCCP
DPSHV_1	AQY222	VBAT
DPSHV_2	AQY222	VBOOST
DPSHV_3	AQY222	VCC5
DPSHV_4	AQY222	VCCIO

### New:

Resources	Relay	Pin
AVI64_15(TMU)	PMUX	VBAT/VBOOST
AVI64_16	PMUX	VBOOST/VBAT
FVI16_1	AQY222	VCCIO
FVI16_2	AQY222	VBAT
FVI16_3	AQY222	VBOOST
FVI16_4	AQY222	VCCP
DPSHV_1	AQY222	VCC5
DPSHV_4	AQY222	VCCIO

- Frequently switch the resources combination of powerup to meet requirement of high voltage, accurate measurement and TMU using in the test flow.
- Often can use the FVI16 to satisfy the needs of test condition. The lesser resources combination and switching, the lesser test time.


## TTR-Tips



- Merge RDI block
- Merge RDI execute to allow parallel execution
- Merge test suite


## Test Time Analysis Tool

- Test time is key point for test program, so it is important if one tool can help us to collect and analyze test time automatically.
- Test Program 360(TP360) is a GUI tool independent of SmarTest, designed to check the quality and performance of your test program.



## Test Time Analysis Tool

It provides various function modules for you to easily examine test programs in different scenarios and different purposes.



## Summary

- 1: Vector memory optimization: Memory pooling and sharing.
- 2: One real case: One reduced cost solution with digital I/O mode
- 3: Hardware license/limitation: Resource assignment and points.
- 4: Kelvin test: The advantages and disadvantages of 4 test solutions.
- 5: Resource assignment for PMUX: the pins of same level voltage to one PMUX or isolation.
- 6: Resource optimization for PowerUp: Lesser resources combination and lesser test time.
- 7: TP360 introduction and some TTR tips.

## COPYRIGHT NOTICE

This multimedia file is copyright © 2023 by TestConX. All rights reserved. It may not be duplicated or distributed in any form without prior written approval.

The content of this presentation is the work and opinion of the author(s) and is reproduced here as presented at the TestConX China 2023 virtual event.

The TestConX China logo and 'TestConX China' are trademarks of TestConX.

[www.testconx.org](http://www.testconx.org)



**2023**