TWENTY-FOURTH ANNUAL

<u>tentve</u>

ConX

DoubleTree by Hilton Mesa, Arizona March 5-8, 2023

With Thanks to Our Sponsors!





With Thanks to Our Sponsors!



COPYRIGHT NOTICE

The presentation(s) / poster(s) in this publication comprise the Proceedings of the TestConX 2023 workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the TestConX 2023 workshop. This version of the presentation or poster may differ from the version that was distributed at or prior to the TestConX 2023 workshop.

The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors. There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation / poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX", the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.

Session 1 Presentation 2 Battery & Power Applications

TestConX 2023

Design Considerations for Ultra-High Current Power Delivery Networks (PDN)

Quaid Joher Furniturewala R&D Altanova



Mesa, Arizona • March 5-8, 2023



1

TestConX Workshop

TestConX 2023

Battery & Power Applications



Why Optimization of the PDN is Critical



- Clean power supply means higher yields
- Optimized Power delivery ensures a healthy decoupling scheme which provides low impedance on a wide frequency range



- Optimized PDN means more power is transferred from VRM (Voltage Regulator Module) to DUT (Device Under Test)
- Ensures a constant supply voltage within a narrow tolerance band
- Prevents power supply ripples under loads



3

Ultra High Current Power Dissipation

- More and more high current applications
- I²R Power dissipation equation Slightest resistance have pronounced power dissipation at higher currents
 - A 5% drop on the device power for a 2.5kW device is 125W!
 - As the voltage drop increases, the power dissipation gets worse with increased thermal concerns due to higher DC resistance

	2009	2022/23	2025				
Device type	CPU, GPUs, Server-side Processing	AI, CPUs, GPUs, Multi die probes	3D stacked devices, AI accelerators, PI Intense CPU/GPU devices				
~Current (A) & Voltage (V) specs	400A, 1V	2000A, 0.8V	3000A, 0.75V				
~5% Drop (V)	0.05V	0.04V	0.0375V				
Power dissipated due to DUT board resistances	20W	80W	112.5W				
ToctConY	Design Considera	tions for Ultra-High Current Power Deliver					





PDN Optimization – What to focus on?

- Prioritize the supplies
 - Not every supply can be optimized to achieve tight targets.
 Tradeoffs may be required
- Plan the DUT board stacking
 - Plan stacking based on the DUT power dissipation
- Vias are inductive!
 - DUT vias usually accounts for the highest inductance in the PDN path
 - Plane inductance is negligible when compared with via inductances



Design Considerations for Ultra-High Current Power Delivery Networks



www.testconx.org

TestConX 2023

Battery & Power Applications



6

Optimizing Layout for a Better PDN Design

- Move or replicate critical power closer to DUT to reduce via inductance
- Increase cap via size, use multiple vias at capacitor pads
- Put high speed caps on the top side of the board
- Use low ESL [Equivalent Series Inductance] caps
- Increasing DUT via size → Use as large as DFM
 (Design rules for Manufacturing) allows → Limited by device pitch
- Increasing DUT power vias → Limited to DUT pitch





Ok

Design Considerations for Ultra-High Current Power Delivery Networks

Bes

Good

7

Low ESL / 3T Caps

Via Placement Optimization

Copper web at DUT increases IR Drop and plane inductance

- Reduction is possible with use of a blind ٠ via to eliminate the Swiss cheese effect
- **Trade off:** Via lengths becomes larger ٠
- For smaller vias, this means more via ٠ inductance
- **Good for:** Large number of bigger vias ٠ (PWR+GND)
- Alternatively: Power can be replicated • closer to DUT to reduce via inductances
- Larger BGA pitches: Smaller signal Via ٠ offset can create a channel for copper flow to the DUT core power [larger vias]

Test**ConX**



Battery & Power Applications



TestConX 2023

Session 1 Presentation 2

Battery & Power Applications



10

Battery & Power Applications

TestConX 2023

PDN Optimization

DC analysis – Behavior of the DUT board at DC

- Analyze voltage drop, current density and via currents due to electrical resistances on the board current path
- Good for identifying bottle necks due to copper depletion
- Usually improved by increasing copper area, replicating Power planes and increasing copper weights on stacks.





Design Considerations for Ultra-High Current Power Delivery Networks



Battery & Power Applications

Case Study – 2.4kW Device DC Analysis

Design Considerations IR Drop Optimization

- Package design with a channel to provide better current flow near the core
- Calculate Cu area/weight w.r.t power supply current
- 2 Oz Cu layers
- Multiple high current power supply layers
- 1mm design pitch allowed bigger 14.5 mil drill power and return vias
- Power shapes added in signal layers based on the available space



Design Considerations for Ultra-High Current Power Delivery Networks





www.testconx.org

TestConX 2023

Battery & Power Applications

IR Drop Simulation Results

Simulations met required IR-Drop targets due to optimization

Power	VDD_01	VDD_02	VDD_03	VDD_04	VDD_05	VDD_06		VDD_08	VDD_09	VDD_10	VDD_11	VDD_12	VDD_13	VDD_14	VDD_15	VDD_16	VDD_17	VDD_18	VDD_19	VDD_20
Voltage (V)	0.75	0.75	0.75	1.1	1.1	1.2	1.2	1.35	1.35	1.35	1.35	1.2	1.1	1.8	1.8	3.3	3.15	1.1	1.8	1.8
CURRENT (AMP)	12	40	115	36	65	440	38	150	290	290	290	40	40	32	10	1.5	1	2	2	2
TARGET (mV)	40	55	50	40	50	55	50	40	55	55	55	55	50	50	50	50	50	50	50	50
IR DROP (mV)	18.1	52.8	42.2	28.6	46.1	50.1	48.4	40.3	38.6	45.7	41.6	37.5	52.4	36.4	30.3	10.9	16.1	10.8	19	37.4
PWR (Watt)	9	30	86.25	39.6	71.5	528	45.6	202.5	391.5	391.5	391.5	48	44	57.6	18	4.95	3.15	2.2	3.6	3.6
PWR Dissipation (Watt)	0.22	2.11	4.85	1.03	3	22.04	1.84	6.05	11.19	13.25	12.06	1.5	2.1	1.16	0.3	0.02	0.02	0.02	0.04	0.07

Total PWR = ~2.4kW, Dissipation(PCB) = 83W (<3.5%)



Design Considerations for Ultra-High Current Power Delivery Networks

13

www.testconx.org

13

TestConX 2023

Battery & Power Applications



TestConX Workshop

www.testconx.org

March 5-8, 2023

PDN AC Optimization

- AC analysis How does the load ripples at varying Frequency
 - Impedance analysis is used widely to create effective decoupling strategy
 - Can be described as resistance as it relates to frequency
 - Analysis of how the DUT board supplies behave with switching currents at frequencies



TestConX 2023

Battery & Power Applications



Impedance continues to be the major problem in the PDN design

- At DC, we are talking about electrical resistance offered on the current path
- As the frequency increases, the path to least resistance is the capacitor Generally: [Higher, bulk capacitance = Lower frequency, Lower capacitance, Ceramic = Higher frequency]



Design Considerations for Ultra-High Current Power Delivery Networks



Supply Target Impedance

- Target Impedance is required for each power rail
- Target Impedance for power supplies needs to factor in:
 - Maximum Ripple voltage tolerable by the chip (e.g., 5% of Vdd)
 - Maximum Transient current (e.g., 50% of Imax)

$$Z_T = \frac{(V_{DD} \times \% Ripple)}{I_{Transient}}$$



• $I_{Transient}$ while an important spec is not always known. General rule of thumb for estimation: $I_{Transient} \sim 0.5 \times I_{max}$

• Keeping Target impedance much lower than specs means an overdesigned PDN which will result in higher cost

E.g., For a 10A, 0.75V V_{DD} supply, with a 5% ripple specs and $I_{Transient}$ as 50% of I_{max} , Target impedance is **7.5 m** Ω



Design Considerations for Ultra-High Current Power Delivery Networks



Battery & Power Applications

Case Study: 2.4kW Device AC Analysis

Design Considerations: Impedance Optimization

- Optimization of capacitor values to improve impedance response across frequency
- Optimizing capacitor vias for reduced mounting inductance.
- Moving critical Power layers closer to the DUT
- Maximized via drill size
- 3T low ESL caps





Battery & Power Applications

PI – Thermal Co-Simulations

- Available with most PI Thermal sim suites
- Thermal PI Co-Simulations considers the heat generated due to the current flowing through the metal structures on the board from the VRM to the DC sinks (DUT or other current sink devices)



- Predicts the temperature rise with flowing electrical current considering combined currents of different supply rails on the return path
 - Important consideration: Which supplies activates at the same time?
- Useful for especially very high-power designs to identify any thermal concerns and high temperature spots which can damage board hardware
- Flooding GND copper on outer layers with thermal vias acts as heat sink
 - Additional heatsink structures can be placed on the outer layers to dissipate heat
- Frames and stiffeners also acts as heat sinks and can dissipate heat energy
 - Purge air solution and cold air can be used to dissipate heat as well



Design Considerations for Ultra-High Current Power Delivery Networks



TestConX 2023

PI – Thermal Co-Simulations

Thermal concerns can be alleviated by adding heat sensor circuits on the PCB Board

- Multiple sensor can be placed on Top/bottom side at different location to sense temperature2
- Sensors can be programmed using serial I2C interface. Sensor alerts the tester via alert pin when certain temperature threshold is reached.
- Alert pins connects with a pin electronics channel to read Alert condition
- Example sensors:
 - Senserion SHT35
 - Texas Instruments TMP1075



Design Considerations for Ultra-High Current Power Delivery Networks



Battery & Power Applications

TestConX 2023

- Thermal Simulations confirms satisfactory board temperature due to supply currents
- Supplies were run individually as well as multiple supplies activated with a common return path
- Doesn't consider for heat generated due to components or DUT itself





Session 1 Presentation 2 Battery & Power Applications



22

Useful Tools: Thicker Stacks

Existing ATE FABs offer board thickness up to 0.330" with Single Lamination

- More Layer for Power planes Higher density stacks
- CPU / GPU and AI accelerator ATE boards
- Memory probe and other probe testing
- Increased number of layers with 2Oz copper cores can help design a better PDN

Advanced FABs can create boards up to 0.400" thickness

- Increases the layer density of the stacking by 21% from 0.330" thick boards
- Only usable from 0.65mm and higher due to Aspect ratio limitations
- Production ready at R&D Altanova in Q2'23



Conclusion

- Analysis using simulations tool is the key to success!
- Design optimization greatly helps achieve critical targets
- Understanding of key practices and PI performance parameters are essential to achieve better PDN results
- Thermal concerns are real with ever increasing device power consumptions and needs a careful review



Design Considerations for Ultra-High Current Power Delivery Networks

