## **TWENTY THIRD ANNUAL**

May 1 - 4, 2022

**TestConX** 

DoubleTree by Hilton Mesa, Arizona ACCINE

© 2022 TestConX– Image: f11-photographer / iStock

Signal Integrity

# Solving Socket Power Integrity; The Last Link in the Chain

Don Thompson–Advantest / R&D AltanovaDavid Unger–Advantest / R&D Altanova



Mesa, Arizona • May 1-4, 2022



TestConX Workshop

www.testconx.org

Signal Integrity

### **Review: What is Power Integrity?**

#### What is Power Integrity?

- Power Integrity is the behavior of your Power Distribution Network (PDN) as it relates to frequency
- Closely related is IR drop analysis, which is the behavior of your device at DC
  - IR drop analysis is relatively intuitive and deals with resistance and thermal concerns with in the board. <u>This is not addressed in this paper.</u>
- Power Integrity is typically represented as an Impedance. (That's another way of saying "resistance as it relates to frequency"!)





Solving Socket Power Integrity; The Last Link in the Chain



www.testconx.org

Session 8 Presentation 3

Signal Integrity



www.testconx.org



Signal Integrity



TestConX Workshop

www.testconx.org

Signal Integrity



TestConX Workshop

www.testconx.org

Signal Integrity

#### TestConX 2022



www.testconx.org

Signal Integrity

### TestConX 2022

Plane Versus Pin or Via

An ideal low inductance transmission line is a wide conductor, a wide return path, that are very close together. This is your typical power plane, so we expect this to be much lower than spring-pins or vias.

So let's do a comparison:

Test**ConX**®

Inductance of a single pair of power ground spring pins: (vias will be very similar)

Assumed 30 mil dia, 40 mil pitch, 200 long

$$L = \frac{\mu_0 * L}{\pi} \cosh^{-1} \frac{S}{D} \qquad L = 2.1 \text{nH}$$

Inductance of a single power & ground plane:

Assumed 1" wide, 1" long, & 15 micron gap

$$L_{planes} = \frac{\mu_{0*S*L}}{W} \qquad L = 0.02 \text{nH}$$

Inductance of spring pins in this scenario is 100 times more than power planes!

Solving Socket Power Integrity; The Last Link in the Chain

www.testconx.org



TestConX Workshop

www.testconx.org

#### TestConX 2022

Signal Integrity

## PRACTICAL EXAMPLE: BOARD + SOCKET IMPEDANCE



Solving Socket Power Integrity; The Last Link in the Chain



TestConX Workshop

www.testconx.org

Session 8 Presentation 3

Signal Integrity



TestConX Workshop

www.testconx.org

Session 8 Presentation 3

Signal Integrity



TestConX Workshop

www.testconx.org

Session 8 Presentation 3

Signal Integrity



TestConX Workshop

www.testconx.org

Signal Integrity

#### **TestConX 2022**

### **Practical Example**

#### **Real Example:**

- **Real board simulated in** Sigrity, 23 power pin supply
- Socket inductance for • 23 power / 23 gnd pins
- **Board Impedance:**  $7 m\Omega$ Socket Impedance: 19mΩ Total Impedance: 26mΩ

In this example, the socket accounts for 75% of total inductance!!





Solving Socket Power Integrity; The Last Link in the Chain

www.testconx.org

Signal Integrity

#### **TestConX 2022**

# **IMPROVING THE BOARD**



Solving Socket Power Integrity; The Last Link in the Chain



TestConX Workshop

www.testconx.org

#### TestConX 2022

Signal Integrity



TestConX Workshop

www.testconx.org

#### TestConX 2022

Signal Integrity



- Via inductance / length can be decreased by putting high-speed caps on top of the board
- The via inductance becomes equal to twice the distance to the power plane
- Via inductance will decrease linearly with a via length reduction



Solving Socket Power Integrity; The Last Link in the Chain



www.testconx.org

Signal Integrity

#### **TestConX 2022**

### **Options for Improving Via Inductance**

- Add high-speed caps on top of board
  - Move critical power planes to top of board



Add more vias



• Improve power plane routing (a game of trade-offs)



Solving Socket Power Integrity; The Last Link in the Chain



www.testconx.org



Signal Integrity



TestConX Workshop

www.testconx.org

#### **TestConX 2022**

Signal Integrity

### Moving Caps to The Top of the Socket

- Use PCB technology to add capacitors to socket
- Cuts out 90% of spring-pin inductance
- Keep capacitors outside pin array and route them in with low inductance power planes







Solving Socket Power Integrity; The Last Link in the Chain



TestConX Workshop

www.testconx.org

Signal Integrity

#### TestConX 2022

#### **Board Design**

- Multiple power planes can connect even the densest DUT
- Any quantity of capacitors can be added, only limited by size of socket
- Multiple power planes can be added to reduce inductance or improve routing





TestConX Workshop

www.testconx.org

#### TestConX 2022

#### Signal Integrity

#### **Pin Connection**

To capacitors

- Pins are retained in the gold-plated barrel. Any lateral force pushes goldplated pin against gold-plated barrel making electrical connection.
- While not guaranteeing a connection this has so far been a reliable connection mechanic in prototype testing with > 80% or better connection rate
- This method guarantees normal spring pin behavior with no impact on cycle life or abnormal wear on the pins





To capacitors

www.testconx.org

#### TestConX 2022

Signal Integrity



TestConX Workshop

www.testconx.org

Signal Integrity

#### **EC Socket Improves System Performance**

EC Socket improves the power integrity performance!

The EC socket flips the drag to a boost and provides a net benefit at frequencies above 15 MHz



TestConX Workshop

www.testconx.org

#### **TestConX 2022**

Signal Integrity

#### Conclusion

- No matter what you do on the PCB you will never improve on the cutoff frequency imposed by a standard socket's inductance
- A standard socket will always be a drag on PI performance, but by including capacitors in the socket design we can make the socket into a beneficial part of the solution
- R&D Altanova will be bring this to market in partnership with Essai



Solving Socket Power Integrity; The Last Link in the Chain



www.testconx.org

# With Thanks to Our Sponsors!





# With Thanks to Our Sponsors!





## **COPYRIGHT NOTICE**

The presentation(s) / poster(s) in this publication comprise the Proceedings of the TestConX 2022 workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the TestConX 2022 workshop. This version of the presentation or poster may differ from the version that was distributed at or prior to the TestConX 2022 workshop.

The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors. There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation / poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX", the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.

#### www.testconx.org