TWENTY THIRD ANNUAL

May 1 - 4, 2022

TestConX

DoubleTree by Hilton Mesa, Arizona ACCINE

© 2022 TestConX– Image: f11-photographer / iStock

Validation



Robust PCIe 5.0 Platform Design, Testing, and Analysis

Xiao-Ming Gao

Intel Corporation



Mesa, Arizona • May 1-4, 2022



TestConX Workshop

www.testconx.org

Validation

TestConX 2022

Agenda

- PCI Express (PCIe) 5.0 validation challenges
- Modular validation platform architecture
- Platform performance optimization strategies
- Compliance platform design and testing methodology
- Simulation and measurement data
- Summary



Robust PCIe 5.0 Platform Design, Testing, and Analysis



Validation

TestConX 2022

PCIe 5.0 Validation Challenges

- Accelerated rate of standards development
- Shortened design and validation cycles
- Much higher data transfer rate at 32 GT/s
- Reduced link budget and margins
- Tremendous constraints on platform design



Robust PCIe 5.0 Platform Design, Testing, and Analysis



Validation

TestConX 2022

Modular Validation Platform Architecture

Modular platform components:

- Universal Baseboard (UBB)
- Universal Power Card (UPC)
- Universal Control Card (UCC)
- High Speed I/O Personality Card (PC)



Robust PCIe 5.0 Platform Design, Testing, and Analysis



Validation

TestConX 2022

Modular Validation Platform Architecture



Platform architecture



System setup



Robust PCIe 5.0 Platform Design, Testing, and Analysis



TestConX Workshop

www.testconx.org

.

i 🗰 🖕 📖

TestConX 2022

Validation

High Speed I/O Card Architecture



PCIe 5 EV (Electrical Validation) card layout PCIe 5 FV (Functional Validation) card layout



Robust PCIe 5.0 Platform Design, Testing, and Analysis

.

0



TestConX 2022

Validation



TestConX Workshop

www.testconx.org

TestConX 2022

Validation

PCIe 5 Connector Board Pad Stack Optimization



Impedance optimization

Test**ConX**®



Return loss optimization

Robust PCIe 5.0 Platform Design, Testing, and Analysis



www.testconx.org

Validation

TestConX 2022

High Speed Channel Signal Integrity Analysis



PCIe 5.0 Tx channels



PCIe 5.0 Tx channel loss



Robust PCIe 5.0 Platform Design, Testing, and Analysis



TestConX Workshop

www.testconx.org

TestConX 2022

Validation

Manufacturing Process Quality Control



Via stub and non-functional pads



TDR impedance measurement



Robust PCIe 5.0 Platform Design, Testing, and Analysis



TestConX Workshop

www.testconx.org

TestConX 2022

Validation

Testchip IPs Power-On Measurement Data



PCIe 5.0 validation system setup



PCIe 5.0 Rx eye diagram



Robust PCIe 5.0 Platform Design, Testing, and Analysis



www.testconx.org

TestConX 2022

Validation

Compliance Testing Design and Implementation

- Design of a PCIe 5 reference validation platform (RVP)
- Development of compliance validation methodology
- Platform modeling and optimization
- Lab measurement
- Simulation, correlation and performance improvements



Robust PCIe 5.0 Platform Design, Testing, and Analysis



TestConX 2022

Validation



TestConX Workshop

www.testconx.org

TestConX 2022

Validation

PCIe 5 Full Channel Measurement Configuration



PLB: PCIe loading board CLB: compliance loading board RVP: reference validation platform VNA: vector network analyzer



Robust PCIe 5.0 Platform Design, Testing, and Analysis



www.testconx.org

TestConX 2022

Validation

Lab Measurement Setup



TestConX Workshop

www.testconx.org

Validation

TestConX 2022

Frequency Domain Measurement Data



Two boards show reasonably close performance



Robust PCIe 5.0 Platform Design, Testing, and Analysis



www.testconx.org

Validation

TestConX 2022

Time Domain Measurement



Single Ended TDR (from CPU)



Differential TDR (simulation)



Robust PCIe 5.0 Platform Design, Testing, and Analysis



TestConX Workshop

www.testconx.org

TestConX 2022

Validation

Time Domain Measurement





Single Ended TDR (from CLB)



Robust PCIe 5.0 Platform Design, Testing, and Analysis



www.testconx.org

TestConX 2022

Validation

TDR Impedance Before and After De-embedding



Test**ConX**®



TDR after de-embedding

Robust PCIe 5.0 Platform Design, Testing, and Analysis



Validation

TestConX 2022

Summary

- PCIe 5.0 platform design is complex and challenging
- SI analysis and channel optimization are critical to achieve high performance
- Rigorous manufacturing process control guarantees platforms are of high quality
- Lab measurement and simulation correlation ensure design consistency



Robust PCIe 5.0 Platform Design, Testing, and Analysis



Validation

TestConX 2022

Acknowledgments

The author would like to thank Luis Esquivel Rios for providing lab measurement data



Robust PCIe 5.0 Platform Design, Testing, and Analysis



www.testconx.org

With Thanks to Our Sponsors!





With Thanks to Our Sponsors!





COPYRIGHT NOTICE

The presentation(s) / poster(s) in this publication comprise the Proceedings of the TestConX 2022 workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the TestConX 2022 workshop. This version of the presentation or poster may differ from the version that was distributed at or prior to the TestConX 2022 workshop.

The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors. There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation / poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX", the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.