



Virtual Archive

October 26 – 29, 2021
Virtual Event

www.testconx.org

With Thanks to Our Sponsors!

Honored



Distinguished



FELDMAN
ENGINEERING

Exhibitor

ADVANTEST®

Moving magnetometer Final Test from Pick-and-Place to Wafer Level test handing

Michael Siebert
AEM Wafer Level Test Solutions



Virtual ▪ October 26-29, 2021



Contents

- Objectives for Final Test
- Common Pick-and-Place process flow
- Optimized process using Wafer Level Final Test
- Wafer Level Final Test Solution
- A comparison
- Conclusions



Moving magnetometer Final Test from Pick-and-Place to Wafer Level test handling

2021

2


Definition

Wafer Level
Final Test




Calibration and
Final Test of
devices on wafer or
strip substrates,
i. e. WL-CSP,
BGA, LGA, QFN

Sensor Final Test Objectives



Common Pick-and-Place Process



Optimized Wafer Level Final Test Process

Wafer or
strip dicing

Calibrate
and test
device

Test cell

Optical
inspection,
Tape-and-
Reel


Wafer Level Final Test solution

- **Frame-probing station** designed for calibration of application specific devices like magnetometers
- **Capable to handle** wafer rings with **diced wafers or diced strips**
- **Allowing Final Test** of a wide range of packages
- Active alignment for **precise contacting on diced substrates**
- High end **3-axis magnetic stimulus**
- Optional temperature chuck
- Optional ATE and test development



Wafer Level test solution with magnetic stimulus

- Three axis, 10 mm x 10mm magnetic field stimulus with integrated background noise reference sensor
- $\leq 1\%$ homogeneity across defined field area
- Compact design
- Chuck area compensation available



A comparison - relevant variables

Probing of diced substrates

- Displacement of devices after dicing

Stimulus performance

- Stimulus quality
- Across contact area
- Across wafer / strip area

Units per Hour (UPH)

- Contact parallelism
- Load / unload time
- Test time

Cost of Test (CoT)

- Initial CAPEX
- Change kit and contact device costs
- UPH

Device displacement thru dicing – a concern?

Stress caused by dicing and tape expansion

Major obstacles:

1. Angular dislocation of single devices across wafer
2. X / Y misplacement within one contact area
3. X / Y misplacement across the wafer


Angular displacement

AEM Afore has conducted a large range of measurements of diced wafers and substrates and found

only minor angular dislocations across the wafer

→ Angular compensation is not needed






Device displacement - summary

Major obstacles:

1. Angular dislocation of single devices across wafer → OK
2. X / Y misplacement within one contact area → OK
3. X / Y misplacement across the wafer → **Requires action**



Active alignment



A comparison - relevant variables

Probing of diced substrates

- Displacement of devices after dicing

Stimulus performance

- Stimulus quality
- Across contact area
- Across wafer / strip area

Units per Hour (UPH)

- Contact parallelism
- Load / unload time
- Test time

Cost of Test (CoT)


- Initial CAPEX
- Change kit and contact device costs
- UPH



Stimulus performance

Typical field homogeneity
~ 0.5% across 10 x 10 mm²

Typical area homogeneity
depends on local conditions



- Magnetic material inside the system
-> Remove magnetic material from test area
- Magnetic fields surrounding the system
-> AEM offers a means to quantify background field and create a calibration table for compensation

A comparison - relevant variables

Probing of diced substrates

- Displacement of devices after dicing



Stimulus performance

- Stimulus quality
- Across contact area
- Across wafer / strip area



Units per Hour (UPH)

- Contact parallelism
- Load / unload time
- Test time

Cost of Test (CoT)

- Initial CAPEX
- Change kit and contact device costs
- UPH

UPH and CoT

	Pick-and-Place + Tape-and-Reel	Wafer-Level + Tape-and-Reel
Parallelism	256	64
Test time	36 seconds	25 seconds
Unit per Hour UPH	25k (100%)	20k (80%)
Output per month	12,5M (100%)	10M (80%)
Amortization period	5 years	
Monthly operating hours	500	
CAPEX	100%	43%
Cost of Test (CoT)	100%	55%
Change kit required	Yes	No
Contact head required	Yes	Yes

A comparison - relevant variables

Probing of diced substrates

- Displacement of devices after dicing



Stimulus performance

- Stimulus quality
- Across contact area
- Across wafer / strip area



Units per Hour (UPH)

- Contact parallelism
- Load / unload time
- Test time



Cost of Test (CoT)

- Initial CAPEX
- Change kit and contact device costs
- UPH



Conclusions

- High multi-site factors can be achieved after dicing
- High parallelism does not guarantee low Cost of Test
- Wafer Level Final Test can be an attractive alternative to the traditional Pick-and-Place approach
- Be open to alternative test approaches and process flows



Moving magnetometer Final Test from Pick-and-Place to Wafer Level test handling

2021

19

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the TestConX China 2021 virtual event. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at TestConX China. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

TestConX, TestConX China, the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.