



# Virtual Archive

October 26 – 29, 2021  
Virtual Event

[www.testconx.org](http://www.testconx.org)



# With Thanks to Our Sponsors!

Honored



Distinguished



FELDMAN  
ENGINEERING

Exhibitor

**ADVANTEST®**

## The Trouble with Wide-Bandgap Semiconductors

Tom Tran & Lauren Getz  
Teradyne



Virtual ▪ October 26-29, 2021



## Agenda

- What is a wide-bandgap semiconductor?
- Testing FETs
  - Testing Wide-Bandgap Devices
- RDS(on)
  - Dynamic RDS(on)
  - Quality challenges
- Measurement Challenges
  - Switching Speeds
- Measurement Path
- Intrinsic Characteristics
- Gate Driver




The Trouble with Wide-Bandgap Semiconductors

2021

2

## What Is a Wide-Bandgap Semiconductor? Why Should We Care?


- Band-Gaps in the 2-4eV range (higher than Si)
- Functionality at higher voltage, higher current, higher temperature, and higher frequency
- **Higher efficiency power conversion**



From Georgia Tech's Graham Lab

## Before Using a FET, Can We Prove It Works? Traditional RDSON


- Apply a voltage across Gate-Source
- With a given current source,  $I_D$ , measure the voltage drop across Drain-Source
- $R_{DS(on)} = V_{DS} / I_D$   
EASY!



## Can We Prove A Wide-Bandgap Device Works?

New processes come with new problems

- Current collapse due to dislocations from thermal coefficient between epitaxy layers
- Detected with Dynamic Rdson




From Keysight Pathwave case study, in conjunction with Panasonic, 2019, 5992-2752EN

## Adding the Cascode FET to Prevent Current Collapse

Process improvements can mitigate challenges

- High energy electrons trapped by dislocations, interfering with functionality (Measure 1)
- Cascode FET to inject holes to recombine with electrons (Measure 2)



From Keysight Pathwave case study, in conjunction with Panasonic, 2019, 5992-2752EN




## Quality Challenge - GaN Dynamic Rdson

### Testing Soft Switching

- Time between stress voltage and Rdson measurement set by relay switching


- Trapped charge causes Rdson to be high after stress
- Charge can dissipate quickly, or can last until UV exposure (current collapse effect)



## Quality Challenge - GaN Dynamic Rdson

### Testing Hard Switching

- Time between stress voltage and Rdson measurement as close to stress transition as possible (<1usec)
- Temperature and correlating Soft Switching and Hard Switching Rdson




## Measurement Challenge - Switching Speed

### Gate Control

- Limits switching

### Parasitic Inductance

- Managing overshoot
- Minimizing unstable  $I_d$  period



## Increased switching speeds require a better digitizer system

BLUE is ATE


Red is 5 GSPS Scope

### SiC FET

- Peak efficiency into ~200 KHz


### GaN FET

- Peak efficiency beyond SiC





## Measurement Path Limits Edges




What happens if current sensor or divider path to digitizer does not have as much bandwidth?

- $di/dt$  and  $dv/dt$  will exhibit slow down compared to direct measure
- Leads to difference between ATE and Bench
- Influences device specifications

Why not just use the scope?


- Does this effect test time?
- Does the wiring have a clean path to DUT?



## Every Path Is a Collection of Parasitics

DUT to digitizer can be a challenge to guarantee a high bandwidth path since every via and layer overlap runs the risk of adding inductance and capacitance

Even simple cabling down to a DUT can exhibit abnormally high parasitics for an oscilloscope



EDN - High Speeds and Fine Precision Knock PCB Traces Off Pedestal, 2000

## Intrinsic Characteristics Can Also Pose a Challenge

### Pulse Gate Current




- Pulse can be significantly higher than average
- Some require some gate current for 'on' state

### Gate Charge

- Narrow Cgd (Miller Plateau) in SiC and GaN vs Silicon
- Faster switching
- Gate has to be driven negative to turn off device

### Leakage Currents



- Typically higher than expected



## The Gate Driver Gains Greater Importance




### Gate Driver Requirements

- Isolated, but also span negative and positive voltage relative to common mode
- Provide high pulse current and still be able to provide several milliamps of on-current
- Drive low gate resistances
- In a test environment, provide some ramp control ( $V_{th}$ ) or dedicated current drive ( $Q_g$ )





## AC Testing Requires the Fastest Possible Slew



## GaN Still Has Another Trick-Reverse Conduction


### No Body Diode

- Not needed and can badly influence efficiency

### Conduction in the 3<sup>rd</sup> Quadrant

- $V_{gd} = V_{sd}$  is greater than  $V_{th}$  (simplification)
- $V_{gs}$  at 0.0V

Important for efficiency, and gives a measure for GaN resistance



Power Electronics Tips, Oct. 2017

## New Processes Always Require New Effort

- Catching Process Problems
  - Dynamic Rdson
- Higher speed switching in power devices
  - Requires better design and sensing
  - Digitizer system
- Intrinsic differences
  - Require adaptations of existing techniques and designs



## References

We are excited to face the challenges of wide-bandgap device testing with you!

Citations:

Slide 3 Image - <http://grahamlab.gatech.edu/research-2/ultra-wide-band-gap-semiconductor-materials/>

Slide 4 Images - Keysight Pathwave case study, in conjunction with Panasonic, 2019, 5992-2752EN

Slide 12 Image - EDN - High Speeds and Fine Precision Knock PCB Traces Off Pedestal, 2000

Slide 17 Image - <https://www.powerelectronicstips.com/common-misconceptions-about-the-mosfet-body-diode/>



The Trouble with Wide-Bandgap Semiconductors

2021

18



# **COPYRIGHT NOTICE**

**The presentation(s)/poster(s) in this publication comprise the proceedings of the TestConX China 2021 virtual event. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at TestConX China. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.**

**There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.**

**TestConX, TestConX China, the TestConX logo, and the TestConX China logo are trademarks of TestConX. All rights reserved.**