



TestConX 中国

China™

October 29, 2019

InterContinental Shanghai Pudong Hotel

Archive

Review today's test strategy on ATE and SLT

Liang "Neil" Zhang
Teradyne



Shanghai • October 29, 2019



Content

- Device test trend and challenge
- High throughput SLT test
- Speed up IP debug
- Case study on test strategy definition
- Conclusion




Review today's test strategy on ATE and SLT

2019


2

Device is now much more complex



- More IP integrated (ARM, NPU, GPU, Sensor ..)
- Advance process introduced (10nm -> 7nm -> 7+nm -> 5nm ..)
- Highly integration in package (2.5D -> 3D package)
- High quality requirement and short time to market

Review Test Strategy for the Device Challenge



- **More CP test needed due to yield concern of advance process**
- **More SLT introduced due to complex IP integration and un-know failure**
- **Device bring up time accelerated from months to weeks**

High Throughput SLT Solution is Required

Teradyne SLT Solution - Titan



SLT normally take much longer test time than ATE (10 times more!)
Traditional SLT handler is limited to 12 or 16 sites



- Supports up to **320** sites per system
- Supports PoP, PGA, BGA, LGA, etc.
- Test sites are fully asynchronous (load and test)
- System can be serviced while running for ~100% OEE

High Throughput
Cost Effective

Industry Standard Trend

❑ IEEE 1149.10


- Scan test over high speed Interface (like USB)

❑ IEEE 1687/1500


- Allows IP vendors to offer standardized access to Silicon IP for test

❑ Accellera “Portable Stimulus Group” (IEEE 1800.2-2017)


- system-level design, modeling, and verification standards



Source: IEEE High Speed JTAG P1149.10 Working Group




Device Bring up Take More Time




Teradyne/Mentor Announcement at International Test Conference

- Mentor introduces ATE-Connect™ test technology with Teradyne, dramatically speeding silicon debug and bring-up



Tessent SiliconInsight: Consistent Debug Environment



Debug Device in Simple Way


Pattern Based

- Take more time to generate pattern
- Need DFT/TE close work

Protocol Based

- Debug in straight forward way
- DFT and TE can work independently

Test	Command	Label	Vector/CYC	Te	Data
GphyAdc1		0			X X 0 0 1000 X X 11 H L L L L L H L L H
GphyAdc1		1			X X 0 0 1000 X X 11 H L L L L L H X X X
GphyAdc1		2			X X 0 0 1000 X X 11 X X L L H L L L L
GphyAdc1		3			X X 0 0 1000 X X 11 H L L L L L H L L H
GphyAdc1		4			X X 0 0 1000 X X 11 L L L L L L H L W L W
GphyAdc1		5			X X 0 0 1000 X X 11 H L L L L L L L L L L
GphyAdc1		6			X X 0 0 1000 X X 11 H L L L L L L L L L L
GphyAdc1		7			X X 0 0 1000 X X 11 L L L L L L L L L L L
GphyAdc1		8			X X 0 0 1000 X X 11 L H L L L X X X X X X
GphyAdc1		9			X X 0 0 1000 X X 11 X X L L H L L L L L L
GphyAdc1		10			X X 0 0 1000 X X 11 H L L L L L L L L L L
GphyAdc1		11			X X 0 0 1000 X X 11 L L L L L L H L L L H
GphvAdc1		12			X X 0 0 1000 X X 11 L L L L L L L L L L H



```

# The read_adc procedure requires a channel # (from 0 to 7).
# The ADC then converts voltage on this channel to a 12-bit unsigned binary
value.
# This value is then compared against an all-zero value.

Proc read_adc { ch wait } {
  iNote "Starting measurements on channel $ch"
  iWrite measure_ch $ch
  iWrite measure_start Convert
  iApply

  iNote "Waiting for $wait TCK cycles before moving on..."
  iRunLoop $wait -tck
  iWrite measure_start Idle
  iApply

  iNote "Checking that measure_done = 1 and extracting results"
  iRead measure_done Done
  iRead measure_dataread 0b000000000000
  iApply
  iNote "Done."
}
    
```

Read routine

Wait time + de-assert measurement start

Measurement shift-out

Case Study in Emerging Markets

AI


- There are two pieces to AI: Infrastructure and Edge
- Infrastructure will always use SLT for the usual reasons
- What About Edge devices?
- Now it's about volume, cost and reliability
- More like applications processors we do today that have a wide range of test strategies

ADAS

- Automotive IC manufacturers seem to know how to make complex devices without using SLT
- What about Level 3 / 4 ADAS?
- What about the higher volume devices (e.g. MCUs)?

Big Data Help on Test Strategy

- ❑ Balance Test Coverage Between Test Insertions for the best mix of cost, quality and yield
- ❑ Use Common Data Analysis and AI tools across the entire flow



Bridge the ATE and SLT

- **Unify programming environments for ATE and functional/SLT**
 - efficient test deployment, code portability, better failure analysis
- **Balance test coverage and test cost based on big data**
 - Test strategy for each insertion would be different for different application
- **New AI techniques will help to improve coverage and identify right strategy**
 - Outlier detection, etc.

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2019 TestConX China workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2019 TestConX China workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2019 TestConX China workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The TestConX China logo and TestConX logo are trademarks of TestConX. All rights reserved.

www.TestConX.org