TWENTIETHANNUAI

estConX

March 3 - 6, 2019

Hilton Phoenix / Mesa Hotel Mesa, Arizona

Archive

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the 2019 TestConX workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2019 TestConX workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2019 TestConX workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX" and the TestConX logo are trademarks of TestConX. All rights reserved.

New Spins - Printed Circuit Boards - New Applications



New Spins - Printed Circuit Boards - New Applications

The Story

Broadcom came to R&D Altanova 5 years ago with the desire to build a Motherboard (MB) / Daughter-Card (DC) solution to lower the cost of test. Since that time they've continued to use this strategy to save hundreds of thousands of dollars.

There are been many improvements and modifications to keep this solution working for each new generation of test requirements.

Motherboard, Daughter Cards, and Reducing The Cost of Test



Test**ConX**



New Spins - Printed Circuit Boards - New Applications



TestConX Workshop





New Spins - Printed Circuit Boards - New Applications





Motherboard, Daughter Cards, and Reducing The Cost of Test



TestConX Workshop

New Spins - Printed Circuit Boards - New Applications

Where Does This Make Sense?

- Designs require a fixed motherboard that has normalized tester instrument requirements
- Families of parts with similar requirements
- Repetition of circuits on the motherboard





New Spins - Printed Circuit Boards - New Applications



- Upper limits are impossible to qualify so we can only list current boundaries
 - 8 site MBs
 - 24 Gbps
- Custom circuits
- Not a great fit for part characterization

Motherboard, Daughter Cards, and Reducing The Cost of Test $% \mathcal{T}_{\mathrm{C}}$



New Spins - Printed Circuit Boards - New Applications

Signal Integrity Challenges: Interconnect

- Using an Invisipin® interconnect
- Optimizing the MB / DC connection
 - MB interconnect is arbitrary, so high speed signals can be simulated and optimized
 - This significantly minimizes the impact of the interconnect
- Elastomer interconnects are very short and have low inductance giving minimal impact to power integrity





Test**ConX**®

New Spins - Printed Circuit Boards - New Applications

Signal Integrity Challenges: Indirect Routing

- Generic motherboard will always be inefficient in for a specific application
- Example: High speed signals are spread out around the perimeter in MB but they all route to a single location on the DUT







New Spins - Printed Circuit Boards - New Applications



TestConX Workshop

New Spins - Printed Circuit Boards - New Applications

Power Integrity

- Power integrity can be improved by adding more power planes, but there will be an negative impact in motherboard vias from thicker boards
- Solutions that help with PI
 - Capacitors on DC
 - Embedded Capacitors in DC
 - Additional planes in DC
- PI solutions can reduce the advantage of the MB-DCs Test**ConX***



New Spins - Printed Circuit Boards - New Applications



- MB / DC designs have also been used
 - Add fine pitch probe WLCSP solutions
 - MB / DC packaged solutions down to 0.25mm pitch (usually not reusable designs!)
 - Add fine pitch memory near DUT





New Spins - Printed Circuit Boards - New Applications



TestConX Workshop



New Spins - Printed Circuit Boards - New Applications

Can We Build a Combination Final Test & Wafer Sort Motherboard?

- This is primarily limited by site-count and cost
- For a one or two sites Final Test (FT) board, we can build a superset Wafer Sort (WS) motherboard
- Large area substrates are expensive and our primary goal is to reduce cost
 - FT sites are positioned according to handler rules
 - Larger site counts will lead to unnecessarily large space transformers driven by handler rules
 - WS requires a space transformer, FT space transformer are per site





