TWENTIETHANNUAI

estConX

March 3 - 6, 2019

Hilton Phoenix / Mesa Hotel Mesa, Arizona

Archive

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the 2019 TestConX workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2019 TestConX workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2019 TestConX workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX" and the TestConX logo are trademarks of TestConX. All rights reserved.

TestConX 2019

Wring This Out - System Level Test



TestConX Workshop

www.testconx.org

Wring This Out - System Level Test

Use of SLT Is Getting More Attention

- More complex devices
- High Quality Standards
- ...everything else you've heard today
- Teradyne makes both ATE and SLT systems
- But SLT does not exist in a vacuum











*

0 ____

- A -

....

TestConX[®]

Wring This Out - System Level Test

Titan SLT - Tester Information

- Supports up to 320 sites per system
 - Supports PoP, PGA, BGA, LGA, etc.
 - Test sites are fully asynchronous (load and test)
 - DUT Interfaces Per Site:
 - 1Gbps Ethernet port per test computer
 - 10 Gbps high speed port per DUT
 - 1 Serial port per DUT
 - 1 JTAG enabled port to each DUT
 - 1 SPI interface to each Test Board
 - Voltage: 3.4-10V
 - Power control/measurement
 - System can be serviced while running for ~100% OEE





TestConX 2019

Wring This Out - System Level Test



Session 3A Presentation 3

Wring This Out - System Level Test



TestConX Workshop

Wring This Out - System Level Test



TestConX Workshop

www.testconx.org

Wring This Out - System Level Test



TestConX Workshop

www.testconx.org

Wring This Out - System Level Test

Press Wilsonville, OR, October 24, 2018

Mentor introduces ATE-Connect test technology with Teradyne, dramatically speeding silicon debug and bring-up Industry-first ATE-Connect technology in Tessent SiliconInsight introduces direct communication between Tessent DFT software and

SiliconInsight with ATE-Connect technology

solution fully supports the new Mentor interface through its Portbridge technology

secure networks to enable seamless interaction with testers around the globe.

Teradyne testers, accelerating silicon bring-up from weeks to days Teradyne's UltraFLEX ATE fully supports the interface to Tessent

Mentor, a Siemens business, today announced the availability of the ATE-Connect™ technology in it

Tessent8 Siloconsignt8 product for IC debug and bring up. The ATE-Connect technology creates an industry-standard interface to eliminate communication barriers between proprietary, tester-specific bindware and design-forestic (DFT) patdoms. The new technology accelerates debug of UTAG devices, help's speed up product ramps, and reduces time-to-market for products in 5G wireless communications, subnomous diving, and artificial intelligence. Menter has also announced that treadyne's UTAFLEX test

Despite broad industry adoption of the UTAG (IEEE 1687) test architecture for chip-level testing, many companies maintain very different approaches for converting chip-level test patterns into tester formats, as

well as for debugging tests on subornatic test equipment (ATE). Consequently each specific chip must have test patterns written by DFT engineers and then translated by test engineers to debug each scenario on each test chips. Test engineers typically work at a law, debailed level with clock cycles, while DFT engineers work at a higher level using UTA0. The differences in tools and techniques between the two can lead to control on how to most efficiently debug chips, resultion in low dealwis in the (C conduct

8005 S.W. Boeckman Road - Wilsonville, OR 97070-7777 - 503-685-7000 - www.mentor.com

Teradyne/Mentor Announcement at International Test Conference

 Mentor introduces ATE-Connect[™] test technology with Teradyne, dramatically speeding silicon debug and bring-up



Bridging the Gap Between SLT and ATE

lifecycle.

Mentor



Wring This Out - System Level Test



The Difficult Way to debug a functional or BIST test

Auto-Generated Patterns

							-		+		-							-					1
	TSet	Command	Label	Vector/Cyc le	(EECS,EEDI,EESK, SPISCK,SPICSB,LE D3,LED2,LED1,LED 0) (DSSC-Capture)	RSET	LANWAKEB	PERSTB	EEDO	I S O L A T TTC ECLT BSKD	CKTALI	CKTALZ	SPHSO	E E C S	EEDH	HESK	SPHCSB	SPISCK	LED3	LEDZ	LEDI	LEDO	
	GphyAdc1			0		×	×	0	0	1000	×	×	11	Н	L	н	L	L	Н	L	L	н	
	GphyAdc1			1		×	×	0	0	1000	×	×	11	Н	L	L	L	L	Н	×	X	×	
	GphyAdc1			2		х	×	0	0	1000	×	×	11	×	х	×	L	Н	L	Н	L	L	
	GphyAdc1			3		×	×	0	0	1000	х	х	11	Н	L	Н	L	L	Н	L	L	н	
	GphyAdc1			4		×	х	0	0	1000	х	х	11	L	L	L	L	Н	L	Н	L	н	
	GphyAdc1			5		×	×	0	0	1000	×	×	11	Н	L	L	Н	L	L	L	L	L	
	GphyAdc1			6		х	×	0	0	1000	×	×	11	Н	L	L	L	L	Н	L	L	н	
	GphyAdc1			7		X	×	0	0	1000	×	×	11	L	н	L	н	L	L	L	L	н	
	GphyAdc1			8		×	X	0	0	1000	×	×	11	L	н	L	L	×	X	X	X	×	
	GphyAdc1			9		Х	х	0	0	1000	×	×	11	×	×	х	L	н	L	н	L	L	
	GphyAdc1			10		х	x	0	0	1000	×	×	11	н	L	н	L	L	н	L	L	н	
	GphyAdc1			11		x	×	0	0	1000	×	×	11	L	L	L	L	н	L	н	L	н	
	Gnhv&dc1			12		×	×	ο	0	1000	×	×	11	1	1	1	Ϊ,	1	1	н	1	н	-
•																							•



Bridging the Gap Between SLT and ATE



TestConX Workshop



TestConX 2019

Wring This Out - System Level Test



TestConX Workshop

www.testconx.org



- Balance Test Coverage Between Test Insertions for the best mix of cost, quality and yield
- Use Common Data Analysis and AI tools across the entire flow



SLT is Great...a Lot of The Time

- When is SLT not the best option?
 - Not cost-efficient because of test time or device volume
 - Not cost-efficient because a device has higher allowable defect rates
 - Lower Complexity or narrow range of functionality (ASIC) can be covered on ATE
 - Readily available probing and handling equipment for high- and low-temperature testing

What is done instead?

- Find ways to screen for observed system-level problems
 - Example: Mediatek ITC paper about stress-testing during scan
- Do some sort of BIST or functional test on ATE
 - Just needs to be time-efficient
 - Multisite to lower costs

Test Con X





- Al
 - There are two pieces to AI: Infrastructure and Edge
 - Infrastructure will always use SLT for the usual reasons
 - What About Edge devices?
 - · Now it's about volume, cost and reliability
 - More like applications processors we do today that have a wide range of test strategies
- ADAS
 - Automotive IC manufacturers seem to know how to make complex devices without using SLT
 - What about Level 3 / 4 ADAS?
 - What about the higher volume devices (e.g. MCUs)?





Wring This Out - System Level Test



TestConX Workshop

Can We Build a Bridge?

- Unify ATE and functional/SLT programming environments for more efficient test deployment, code portability, better failure analysis
- Balance test coverage over time on the most efficient equipment?
 - Let economics make the decision
- Apply AI techniques to optimize it all?
 - Outlier detection, etc.



TestConX®

