TWENTIETHANNUAI

estConX

March 3 - 6, 2019

Hilton Phoenix / Mesa Hotel Mesa, Arizona

Archive

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the 2019 TestConX workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2019 TestConX workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2019 TestConX workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

"TestConX" and the TestConX logo are trademarks of TestConX. All rights reserved.

Session 3A Presentation 2

Wring This Out - System Level Test

Holistic approach to test coverage across Final Test, Burn In, and System Level Test

Davette Berry, Karthik Ranganathan, & Anil Bhalla Astronics Test Systems

Matteo Sonza Reorda, Paolo Bernardi, & Marco Restifo Politecnico di Torino

> Davide Appello ST Microelectronics









TestConX Workshop

www.testconx.org

March 3-6, 2019

Wring This Out - System Level Test

Agenda

- Overall Test Flow at package level
- Test Content / Objectives Perspective

- Burn in / SLT / ATE test objectives, coverage

- Holistic approach / tradeoffs / discussion of insertion mergers
- Handler / Test Equipment and test time considerations
 - Burn in / SLT / ATE Tradeoffs
 - Holistic approach / equipment re-use and debug convergence





Session 3A Presentation 2

Wring This Out - System Level Test



TestConX Workshop

Wring This Out - System Level Test





TestConX Workshop

Wring This Out - System Level Test



TestConX Workshop

ATE: Goals

Automated Test Equipment (ATE) is any apparatus that performs tests on a device, known as the Device Under Test (DUT), using automation to quickly perform measurements and evaluate the test results

A typical sequence includes:

- Continuity / Opens & Shorts
- DC Pin parametrics
- Test Logic verification
- DC Stuck-at
- DC Logic Retention
- AC Frequency Assessment

- AC Logic Delay
- AC Pin Specification
- Memory Testing
- Memory Retention
- IDD and IDDQ
- Special vectors

Test**ConX**



Test Insertion Advantages / Drawbacks

Stage	Temperature	Tradeoff analysis		Serooning
		Pro's	Con's	Screening
WAFER SORT	COLD	Low static consumption	Low parallel scalability	Effective for memories and logic Not effective for H/S and I/F
	ROOM	Less demanding industrial setup	Low parallel scalability Not WC condition for majority of known failure modes	Not effective for H/S and I/F
	НОТ		Low parallel scalability Probe limitation High static consumption	Effective for memories and logic Not effective for H/S and I/F
FINAL TEST	COLD		High parallelism might be not affordable Low efficiency High costs	Effective for memories and logic Not effective for H/S and I/F
	ROOM	Less demanding industrial setup	High parallelism might be not affordable Not WC condition for majority of known failure modes	Effective for memories and logic Effective for parametric & assembly Not effective for H/S and I/F
	НОТ	Best case for activation of package/assembly defects	High parallelism might be not affordable	Effective for memories and logic Effective for parametric
BURN-IN	COLD→ HOT	Low cost for <5W device	Cost not scalable for >5W device Very long duration (> hours)	Effective for memories and logic Not effective for parametric Not effective for H/S and I/F
SLT	MULTI-TEMP	Exercise device in true functional condition	Analytical coverage estimation, Difficult to map failure to root cause Long duration (> mins)	Effective for memories and logic Effective for parametric Effective for H/S and I/F
Holistic approach to test coverage across Final Test, Burn In, and System Level Test				

TestConX Workshop

SLT / ATE / Burn in content tradeoffs

SLT / ATE Tradeoffs

- Longer duration tests involving low pin count Cheaper on SLT
- Continuity/ Parametric tests / High pin count structural tests Easier on ATE

SLT / Burn in Tradeoffs

- Low speed JTAG, ATPG Burn in focused
- Mission mode, at speed SW execution SLT
- SLT often requires active thermal control as device gets hot running at-speed





Wring This Out - System Level Test

So what's going to change?

If SLT must be run on 100% of devices, then what insertions can be merged to lower overall costs?

- ATE / SLT:
 - Since SLT runs for multiple minutes, could you design your DFT to run slower/skinny scan? What is the cost of 30 seconds of SLT vs 3 sec of ATE time?
 - If SLT coverage includes all the high speed interface, is all the AC Scan still necessary at Final Test?
 - Can BIST be launched at SLT?
- SLT / Burn in:
 - Can the infant mortalities of burn-in be induced with high performance SLT with controlled thermal stress?





Wring This Out - System Level Test

Alternatives being considered ...

How can simple patterns be run at SLT?

- ATE / SLT:
 - Insert a functional program in flash using JTAG
 - Stimulate DUT emulating the environment with patterns from ATE
 - Sample DUT response

• SLT / Burn in:

- Insert a functional program in flash using JTAG
- Stimulate DUT emulating with environment patterns from application board
- Store DUT response in memory and download the memory content



Holistic approach to test coverage across Final Test, Burn In, and System Level Test



Research

Underway

Wring This Out - System Level Test



- Modular solution
- Multi-temperature experiments
- Long test (SLT that has a typical duration of minutes) in a long test phase (Burn-in that has a typical duration of hours)
- High parallelism reduces cost and time



Wring This Out - System Level Test



Conclusions

- For devices with longer time to market some SLT screened defects can be incorporated into ATE vectors eliminating/reducing the need for an SLT insertion
- With a massively parallel SLT architecture with thermal control, some of the infant mortalities found at burn-in could be screened at SLT.
- High speed interfaces screened at SLT could reduce need for at-speed scan test at Final Test
- SLT could run some slower patterns through a small number of pins more cost effectively.
- Long duration 'slow burn in' with some modifications could be altered to be similar to SLT with native speeds





Wring This Out - System Level Test



- "Burn-in 101", Mayank Parasrampuria & Sandeep Jain, EDN Network, October 14, 2014, https://www.edn.com/design/integrated-circuit-design/4435976/Burn-in-1
- "How 16nm and 14nm FinFETs Require New SPICE Simulators" by Daniel Payne, Mentor, FEB 7, 2016, <u>https://www.semiwiki.com/forum/content/5454-how-16nm-14nm-finfets-require-new-spice-simulators.html</u>
- "Key Drivers for SLT (System Level Test)", Karthik Ranganathan, Astronics Test Systems, BiTS Workshop, March 4 - 7, 2018, <u>https://bitsworkshop.org/premium/wp-</u> content/uploads/2018/BiTS2018s3Ap2Ranganathan 6794.pdf
- "Key trends driving the need for more semiconductor system-level testing", Anil Bhalla, Astronics Test Systems, Evaluation Engineering, June 21, 2018, <u>https://www.evaluationengineering.com/instrumentation/article/13017769/key-trends-driving-the-need-for-more-semiconductor-systemlevel-testing</u>
- Advantest <u>https://www.advantest.com/web/advantest/products/ic-test-systems/m6242 & /m4841</u>
- "Test cost and test quality: Key factors for automotive monster-chips", D Vondran, K Ranganathan M Restifo, M Sonza Reorda, D Appello, 3rd IEEE Workshop on Automotive Reliability & Test, Nov 2, 2018

Test**ConX**

Holistic approach to test coverage across Final Test, Burn In, and System Level Test



15