

TWENTIETH ANNUAL



TestConX™

March 3 - 6, 2019

Hilton Phoenix / Mesa Hotel
Mesa, Arizona

Archive

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the 2019 TestConX workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2019 TestConX workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2019 TestConX workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

“TestConX” and the TestConX logo are trademarks of TestConX. All rights reserved.

www.testconx.org

SLT Test Fundamentals & Challenges

John Yi
AMD



Mesa, Arizona • March 3 - 6, 2019



Contents

- General Purpose of SLT
- SLT Challenges
 - Customization vs Standardization
 - Next generation features
- Conclusion



SLT Test Fundamentals & Challenges

2



Purpose of SLT

1. Fills the ATE coverage gap
2. Easier to match end-user experience
3. Lower Test costs



Baseline Test Insertions

ATE Wafer Sort

- Coarse Performance Bucketing
- Stuck-at-Faults

Burn-in Wafer/Package

- Accelerate Reliability Defects

Yield > 98%

ATE Package Test

- Finer Performance Binning
- Assembly defects
- Additional faults (temp or voltage related)

Yield > 99.xx%


SLT Package Test

- Verify Performance Bin
- dPPM faults

Matching End-User Experience

Which of these matches better with End-User hardware & software ?

ATE




SLT



End-User








Improving Test Coverage



@ some point, the 'cost' of ATE test addition makes SLT more attractive

Test Cost Differences

ATE 		SLT 
seconds	 Test Time	minutes
\$XX – XXX k	Per DUT HW \$ 	\$X – XX k
X - XX sites	 # of DUTs	XX - XXX sites

SLT Challenges

1. Customization vs Standardization

- End-user modifications for SLT
- Leverage ATE or Burn-in for SLT


2. Next Generation Features → Higher Test Costs

- Power management
- I/O Protocols & Speed
- More features → Longer test times → More Capacity



SLT Customization

Baseline : Reference Motherboard



Control &
Communication
Interface

Voltage
Regulation
Improvements

Socket support

DUT Board

- Voltage Regulation
- Test control signals

Software

- Automated control
- Fail/Pass messaging


Thermal

- Active vs Passive
- High-Insertion

Sockets

- High-Insertion
- Handler compatible

SLT Customization



Active
Thermals

High-Insertion
socket

DUT Board

- Voltage Regulation
- Test control signals

Software

- Automated control
- Fail/Pass messaging

Thermal

- Active vs Passive
- High-Insertion

Sockets

- High-Insertion
- Handler compatible

ATE or Burn-in SLT Integration

Integrate SLT functions into ATE or Burn-in Infrastructure

[Accurate, Stable, Repeatable, Debuggable, Scalable]

ATE limitations


- SLT Test Time constraints
- ATE Instrumentation constraints
- SLT Component reliability

Burn-in limitations

- SLT Test Time constraints
- Burn-in Board space constraints

Next Gen Features - Power Management


Single P-State



Multiple P-States Single power plane



Multiple Finer P-States Independent power planes



Px – Power State (Voltage, Frequency)

Next Gen Features - I/O Protocols

[Multiple connectors | Faster bit-rates | Advanced Power Management]

Display 

DP 1.0 → 1.1 → 1.2 → 1.3 → 1.4



HDMI 1.0 → 1.1 → 1.2 → 1.3 --> 1.4 → 2.0 → 2.1

USB



USB Type A/B/C

USB 1.0 → 2.0 → 3.0 → 3.1 → 3.2

PCIe



PCIe 1.0 → 2.0 → 3.0 → 4.0 → 5.0

Concluding Remarks

- **New Product features will continue to move faster than ATE or Burn-in capabilities... increasing the test cost burden into SLT.**
- **SLT in many ways is a mitigation to cover the coverage gap to guarantee end-user expectations.**
- **SLT Standardization (or integration into other test equipment) is starting to expand in both hardware and software environments allowing for better test support and scalability.**

