

TWENTIETH ANNUAL



TestConX™

March 3 - 6, 2019

Hilton Phoenix / Mesa Hotel
Mesa, Arizona

Archive

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the proceedings of the 2019 TestConX workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2019 TestConX workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2019 TestConX workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

“TestConX” and the TestConX logo are trademarks of TestConX. All rights reserved.

www.testconx.org


Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

Estanislao Aguayo, Matt Priolo, Bernard Tam
Intel Corporation



Experience economy

- Semiconductor engineers now deliver experiences
- <https://hbr.org/1998/07/welcome-to-the-experience-economy>



Novel validation solutions

- We need to look at our business as more than simply the building and selling of personal computers. Our business is the delivery of information and lifelike interactive experiences. – Andy Grove
- An experience occurs when a company intentionally uses services as the stage, and goods as props, to engage individual customers in a way that creates a memorable event.
- Validating our products has reached a new scale.
 - Not only the transistor, but the experience as a whole such as protocols, HW architectures



Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

3



Contents

- Probing card for a Package-on-Package (PoP) Configuration
- Challenges: Signal integrity
 - Loss of amplitude of signal; maintain physical characteristics
 - The people debugging have to see the exact same thing that the SoC does.
- Challenges: Power integrity
 - Prototyping, consider all situations
- Challenges: Mechanical stack
- Challenges: LPDDR4x technology
- Validation results (Speed, Voltages)



Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

4



Why do we need this solution?

- Validated HW improves customer experience
- New, more complex, more efficient memory
 - Power per bit of data transferred keeps going down
- Interposers allow to reduce complexity of motherboard and aiding OEM adoption of the part.
- New ways to validate Package-on-package architectures




Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

5



Why do we need this solution?



Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

6



Electrical and functional validation

- HW validation solution for the memory interface inside the package-on-package stack.
- Simulations of a myriad electrical structures to carry 2.1GHz signals.
- A ball grid array (BGA) interposer featuring 12L and 70um laser via technology
- Simulation driven layout of a fly-by routing topology.
- Ability to run with the latest logic analyzer cards from a single vendor
 - Keysight (U4164A), allows to run the analyzer engine using the system clock, or what they call “State mode”.




Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

7




Package on Package probing card

Platform package assembly



- 1 Heat Sink
- 2 Thermal adhesive
- 3 TOP die (usually memory package)
- 4 Solder ball array to connect TOP and BOTTOM die (additional filler material not shown)
- 5 BOTTOM die (usually CPU die)
- 6 Solder ball array to connect BOTTOM die and motherboard (additional filler material not shown)
- 7 Motherboard

Probing package assembly



- 1 Heat Sink
- 2 Thermal adhesive
- 3 TOP die (usually memory package)
- 4 Solder ball array to connect TOP and thermal interposer (additional filler material not shown)
- 5 BOTTOM die (usually CPU die)
- 6 Solder ball array to connect BOTTOM die and motherboard (additional filler material not shown)
- 7 Motherboard
- 8 Heat dissipating structure (heat conduction with solid copper, forced air heat exchanger or heat pipe)
- 9 Fiberglass with microvia pattern (plated through via or laser via)




Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

8








Probing methodology: Fly By vs. T topology




T
topology

Fly By

Simulation results



Electrical Simulations



Load	EW_16	EHC_16
dramA_dq1	15.96	48.06
Evpad_dq1	-14.91	-10.95

Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

10



LKF EV/SV Mem interposer: SI

- DQ/DQS group tight matching to 5mils including package trace lengths.
- Stacked via design due to 0.35mm ball pitch.
- Due to the small pitches, stacked micro-vias were used.
- An innovative core-less micro-via 14 layer stack-up to optimize for signal integrity.



Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

11



Power delivery

- Probing interposer adds a inductance to the power delivery network (PDN) for the memory chip
- Caps placed on the interposer to try to compensate for extra inductance
- A low pass filter in frequency domain is what the interposer is doing
- Interposer designed to max. current supported by memory part, this is not what the normal operation of the memory consumes
- Current consumption measurements not supported by interposer







Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer



12




Solving the mechanical architecture challenge or how to hold everything together

- Agilent N5381A Probe
- Discrete LKF SoC has LGA pads on the bottom
- Full frame LGA SoC socket
- Memory Interposer LGA socket


Packages	Sockets
LKF SOC (Discrete) 	ISC LGA SoC Socket 
LKF EV Memory Interposer 	ISC LGA Mem. Interposer Skt. 



Mechanical architecture: cooling mechanism



Validation results



- Functional and electrical verification completed successfully
- One system configuration bug identified with the aid of this interposer
- Power delivery network
 - $V_{\text{offset@2133Mhz}} \Rightarrow 200\text{mV}$
 - $V_{\text{offset@4166Mhz}} \Rightarrow 150\text{mV}$




Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

15



Conclusions



- Probing BGA interposers, a cost effective solution to validate complex memory protocols
- Package-on-package architecture requires custom mechanical solution for validation
- Simulation driven PCB design is no longer a choice but a requirement
- Customer experience focus, delivering validated solutions




Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

16



Acknowledgements

- Prabhat Ranjan
- Bernard Tam
- Matt Priolo
- Jack Stone



Validating LPDDR4x memory in a Package-on-Package (PoP) architecture using a ball grid array (BGA) interposer

17

