

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 TestConX China workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 TestConX China workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 TestConX China workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The TestConX China logo and TestConX logo are trademarks of TestConX. All rights reserved.

www.TestConX.org



TestConX.org

October 23 & 25, 2018

1







TestConX.org



TestConX.org








TestConX.org

What is SiP?



A combination of one or more IC devices plus optionally passive components that define a certain functional block within a quasi-package mounted onto PCB.



Advantages:


- Thinner / smaller form factor than individually packaged components
- □ Increased performance and functional integration
- Design flexibilities
- Better electromagnetic interference (EMI) isolation
- □ Reduced system board space and complexity
- □ Improved power management and more room for battery
- Simplified SMT assembly process
- □ Cost effective "plug-and-play" solutions
- □ Faster time-to-market (TTM)
- One stop turnkey solution Wafer to fully tested SiP modules

Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018

Example of SiP Module from ASE

Antenna on Package (AoP)



To minimize the antenna size at the package level offering the smallest antenna & highly integrated RF SiP module.

Feature:

Good radiation performance with the low insertion loss and good impedance matching between the RF SiP and the antenna.

Capabilities:


- Min. package size: 4.9mm x 3.3mm (achieved at 2.4GHz)
- Film step coverage: >30%
- Min. line/space on top: 250µm
- Dimension tolerance on side wall: within +/-35um



Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS



What is FOWLP?



Reconfigured molded wafer combined with a thin film redistribution layer to yield an SMDcompatible package.




Advantages:

- Substrate-less package
- Low thermal resistance
- Improved RF performance due to shorter
 - interconnects together with direct IC connection by thin film metallization
- Embedded passives (R, L, C) as well as antenna structures using a multi-layer structure.
- Lower cost larger mold embedding form factors


Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018


TestConX China Workshop




TestConX China Workshop



What is FOPLP?



Large area mold embedding technologies and embedding of active components into printed circuit boards (Chip-in-Polymer)



Advantages:


- Electrical Performance
- □ Improved wiring and I / O
- □ Standardization for embedding die package
- Definition of supply chain
- □ Thermo-mechanical reliability
- □ Lower Cost due to large panel size
- □ High throughput
- □ High volume production

Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018



TestConX.org




Marketing of CIS Modules (Cont'd)

CIS module market prospects in China


- 2017 market size reached 3.545 billion.
- 2018-2020, smartphones and tablet cameras will grow steadily, while applications such as in-vehicle cameras, smart homes and wearable devices will become new growth points.
- The smart device camera module market will maintain rapid growth, and shipments are expected to reach 4 billion in 2021.


China



TestConX China Workshop


Test**ConX**







TestConX China Workshop


TestConX.org






TestConX.org











Assembly Equipment



Overview of Cleanroom

China



Curing System



Bonder



Assembly Line

TestConX中国



Cleaning System



Filter Assembly M/C



Tester



Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

TestConX China Workshop

TestConX.org

2018

29


ltem	1 st Generation		2 nd Gene	eration		3rd Generation
Process	СОВ	МОВ	МОС	MONC	F/C	SOSiP
Assembly Methods						
Structure						
Area	100%	88%	77%	82%	85%	55~65%
Thickness	1.0~1.2	0.8~1.0	0.8~0.75	0.8~1.0	0.65	0.3~0.5
Cost	Very High	High	High	High	Expensive	Low
Process Flow	Complex	Long steps	Long steps	Long steps	Long steps	Simplified
Representative enterprise	ALL	SUNNY GROUP Q-Tech	SUNNY GROUP Q-Tech	SUNNY GROUP	APPLE	A-Kelon

Test**ConX**中国。 China

Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

TestConX China Workshop

TestConX.org



Competitive advantages of SOSiP

- □ Enhancement of Multi-chip design ability.
- □ Breaking the limitation of image chip thickness
- □ Simplification of the process and thus reduction of cost



- □ High utilization rate of PCB, greatly reducing board cost, estimated 50% reduction
- Easy to achieve buried components, reducing the material cost.
- High reliability and innovative modular manufacturing process, expanding modular commercialization application in mobile phone, industry security vehicle, medical devices and space vision.



Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS






TestConX.org


What is SCSP?

***** Objective of Study:


- To develop super-thin CIS module by reducing 0.4mm in height
- II. To materialize Cu-Pillar & Flip-chip Bonding
- Challenges of Process:
- I. Protection of CIS Chip
- II. Flip-Chip bonding

III. Underfilling Control












Su	bstra	ite f	or S	CSP)				
Dimen	sion of Or	ganic a	nd Cera	mic Sub	strate			Тор	Bottom
		Gold	bump on Ce	ramic	Сорре	er pillar on Ce	eramic		
	Unit : mm	sample1	sample2	sample3	sample1	sample2	sample3		
Length	8.5+/-0.1	8.54	8.47	8.45	8.52	8.48	8.45		
Width	8.5+/-0.1	8.45	8.45	8.45	8.52	8.51	8.58		
Thickness	0.65+/-0.05	0.84	0.85	0.84	0.65	0.67	0.65		
Criteria		thicker	thicker	thicker	ОК	ОК	ОК		
		1						Cera	mic
	Unit : mm	Gold	bump on Or	ganic	Сорре	er pillar on Oi	rganic	-	
		sample1	sample2	sample3	sample1	sample2	sample3		
Length	8.5+/-0.1	8.55	8.42	8.4	8.4	8.43	8.44		
Width	8.5+/-0.1	8.47	8.41	8.4	8.4	8.48	8.43		
Thickness	0.65+/-0.05	0.77	0.76	0.76	0.61	0.6	0.61		
Criteria		thicker	thicker	thicker	ОК	ОК	ОК	Orga	
Tes	st Cor	and the second	国 ina	Advan	ced Packaging	Innovation Cl	nallenges - Si	uper-thin Optical SiP & CIS	2018 37


TestConX China Workshop








ЧН		V2 SMIL	贴装	唐次								CEC		深科技
														深科 KAIE
ב	产品BON	√成品及	出货数	b 量										
	0	SMT成	验证R	eflow 焊捂	8 固化炉	「后未点し	Inderfill							
	Group	品	效男	県拆除ⅠC		胶IC脱	客	出货数量		备	注			
	CIS-1-A	30						30	Underfil	1 胶水证	估过程中,	F		
	CIS-1-B	62		2		6		54			和单个已点			
	CIS-2-B	29				2		27			炉后发现			
	CIS-3-B	20						20			rfill 胶水	的物料		
			_						- 11 10 肥浴	的现象				
 *可	Total	141 白肉已带走	枷料及同	2	友 原因雲道	8 第一步分析		131	有IC脱落	的现象				
*所	Total ^{新有原材料客} 物料使用	户均已带走			落原因需进						Yiel	d >	90 %)
	所有原材料客	户均已带走			落原因需进				S		Yiel	 d >]	90 %)
	新有原材料客 物料使用 Stoup No Group	户均已带走	良率		客原因需进 投入数	世一步分析 插座	贴装良率	131	S	CSP	Yiel ^{MXX}	d >	90%	
	新有原材料客 物料使用 Froup No Group CIS-1-A	户 ^{均已带走} 月及贴装	良率 电容 贴装数 390	_ 固化炉后脱;		世一步分析 插座 贴装数 78		131	S	CSP c		d >	90%	
	新有原材料客 物料使用 Froup No Group CIS-1-A CIS-1-B	户均已帯走 月及见占装 投入数 390 330	电容 贴装数 390 330	固化炉后脱 贴装良率 100% 100%	投入数 78 66	世一步分析 插座 贴装数 78 66	贴装良率 100% 100%	131 投入数 34 68	S(](](](](](](](](](](](](](C 加料 4 6	/ 贴装率 88.2% 91.2%		90%	00-505
	新有原材料客 物料使用 Froup No Group CIS-1-A CIS-1-B CIS-2-B	户均已带走 月及见占装 投入数 390 330 330	电容 电容 390 330 330	固化炉后脱 贴装良率 100% 100% 100%	投入数 78 66 66	世一步分析 插座 <u>粘装数</u> 78 66 66	贴装良率 100% 100% 100%	131 131 投入数 34 68 31	S(<u>外装数</u> 30 62 29	CSP C 推料 4 6 2	贴装率 88.2% 91.2% 93.5%		90%	
	新有原材料客 物料使用 Froup No Group CIS-1-A CIS-1-B	户均已帯走 月及见占装 投入数 390 330	电容 贴装数 390 330	固化炉后脱 贴装良率 100% 100%	投入数 78 66	世一步分析 插座 贴装数 78 66	贴装良率 100% 100%	131 投入数 34 68	S(](](](](](](](](](](](](](C 加料 4 6	/ 贴装率 88.2% 91.2%		90%	



TestConX.org



Test**ConX**

Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS



TestConX China Workshop

TestConX.org

Archive - Keynote



TestConX China Workshop

TestConX.org