



TestConX 中国
China™

October 23 2018

Hilton Suzhou Hotel - Suzhou, China

Keynote

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 TestConX China workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 TestConX China workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 TestConX China workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by TestConX or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by TestConX. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The TestConX China logo and TestConX logo are trademarks of TestConX. All rights reserved.

www.TestConX.org

Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

Mark Huang

A-Kelon (Huizhou) Optronics



Suzhou ▪ October 23, 2018



Contents

- ❖ Main Trend of IC Packaging Innovation
- ❖ Development on Super-thin Optical SiP (SOSiP)
- ❖ Development on Super-thin CSP (SCSP)

Main Trend of IC Packaging Innovation




Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018

5


Driving Force for IC Packaging Innovation



Driving Force for IC Packaging Innovation (Cont'd)




Integral solution to customers



Main Trend of Advanced IC Packaging

- SiP (System in Packaging)
- FOWLP (Fan-out Wafer-level Packaging)
- FOPLP (Fan-out Panel-level Packaging)

What is SiP?




A combination of one or more IC devices plus optionally passive components that define a certain functional block within a quasi-package mounted onto PCB.

Advantages:

- ❑ Thinner / smaller form factor than individually packaged components
- ❑ Increased performance and functional integration
- ❑ Design flexibilities
- ❑ Better electromagnetic interference (EMI) isolation
- ❑ Reduced system board space and complexity
- ❑ Improved power management and more room for battery
- ❑ Simplified SMT assembly process
- ❑ Cost effective “plug-and-play” solutions
- ❑ Faster time-to-market (TTM)
- ❑ One stop turnkey solution - Wafer to fully tested SiP modules

Example of SiP Module from ASE

Antenna on Package (AoP)



To minimize the antenna size at the package level offering the smallest antenna & highly integrated RF SiP module.


Feature:

Good radiation performance with the low insertion loss and good impedance matching between the RF SiP and the antenna.

Capabilities:

- Min. package size: 4.9mm x 3.3mm (achieved at 2.4GHz)
- Film step coverage: >30%
- Min. line/space on top: 250 μ m
- Dimension tolerance on side wall: within +/-35 μ m

What is FOWLP?




Reconfigured molded wafer combined with a thin film redistribution layer to yield an SMD-compatible package.



Advantages:

- Substrate-less package
- Low thermal resistance
- Improved RF performance due to shorter interconnects together with direct IC connection by thin film metallization
- Embedded passives (R, L, C) as well as antenna structures using a multi-layer structure.
- Lower cost larger mold embedding form factors


FOWLP



Examples of FOWLP from ASE




Laminated FCCSP




Panel Level Platform Fan Out Package

Chip-First, chip embedded in mold compound, fan-out by panel-level RDL
Size: 600x600mm



What is FOPLP?



Large area mold embedding technologies and embedding of active components into printed circuit boards (Chip-in-Polymer)

Advantages:

- Electrical Performance
- Improved wiring and I / O
- Standardization for embedding die package
- Definition of supply chain
- Thermo-mechanical reliability
- Lower Cost due to large panel size
- High throughput
- High volume production

Development on Super-thin Optical SiP (SOSiP)




Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018

16

Marketing of CIS Modules




Marketing of CIS Modules (Cont'd)

CIS module market prospects in China


- ❑ 2017 market size reached 3.545 billion.
- ❑ 2018-2020, smartphones and tablet cameras will grow steadily, while applications such as **in-vehicle cameras, smart homes and wearable devices** will become new growth points.
- ❑ The smart device camera module market will maintain rapid growth, and shipments are expected to reach **4 billion in 2021**.



Trend distribution of mobile camera module




Smartphone with Rear Dual camera



Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018




Applications of CIS Modules

Smart home area



Intelligent vehicle field





Consideration on SOSiP

Key Technology

Key Issues


Applications

Design Optimization
Process Development


Super-thin module
Reliability & Yield
Ease of Process
Cost Control

CIS Assembly
IC Assembly
MEMS Assembly


Design of A-Kelon's SOSiP Module



Flip Chip Bumping for SOSiP Module



Assembly of SOSiP Module



Inspection by Optical Tester

● 光学实验设备

ISO 12233 chart
resolving power test Target



Cross-section, X-section
切片机



Light Test Box
测试光箱



Light Standard box
标准光源箱



PDAF 校准机台



Light source box
样度箱



标准补光系统



Reliability Tester

● 可靠性检测设备

2次元测试仪



高低温冲击




ESD 静电测试



耐摩擦测试



铅笔硬度测试



按压测试



落球冲击



盐雾测试



RCA纸带耐磨测试



水滴角测试



FPC软性弯折测试















水煮测试



Assembly Equipment




Comparison between SOSiP & Existing Packages

Item	1 st Generation	2 nd Generation				3 rd Generation
Process	COB	MOB	MOC	MONC	F/C	SOSiP
Assembly Methods						
Structure						
Area	100%	88%	77%	82%	85%	55~65%
Thickness	1.0~1.2	0.8~1.0	0.8~0.75	0.8~1.0	0.65	0.3~0.5
Cost	Very High	High	High	High	Expensive	Low
Process Flow	Complex	Long steps	Long steps	Long steps	Long steps	Simplified
Representative enterprise	ALL	SUNNY GROUP Q-Tech	SUNNY GROUP Q-Tech	SUNNY GROUP	APPLE	A-Kelon

Advantages of SOSiP: miniaturization, ultra-thin, simple process, low cost.

Benefits from SOSiP

Multi-chip Stacking and Repopulation



Competitive advantages of SOSiP

- ❑ Enhancement of Multi-chip design ability.
- ❑ Breaking the limitation of image chip thickness
- ❑ Simplification of the process and thus reduction of cost
- ❑ High utilization rate of PCB, greatly reducing board cost, estimated 50% reduction
- ❑ Easy to achieve buried components, reducing the material cost.
- ❑ High reliability and innovative modular manufacturing process, expanding modular commercialization application in mobile phone, industry security vehicle, medical devices and space vision.



Development on Super-thin CSP (SCSP)



Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018

32

What is SCSP?


❖ Objective of Study:

- I. To develop super-thin CIS module by reducing 0.4mm in height
- II. To materialize Cu-Pillar & Flip-chip Bonding


❖ Challenges of Process:

- I. Protection of CIS Chip
- II. Flip-Chip bonding
- III. Underfilling Control

❖ Structure of SCSP module




Design of R-F Substrate



Equipment for SCSP Module





Substrate for SCSP


❖ Dimension of Organic and Ceramic Substrate

	Unit : mm	Gold bump on Ceramic			Copper pillar on Ceramic		
		sample1	sample2	sample3	sample1	sample2	sample3
Length	8.5+/-0.1	8.54	8.47	8.45	8.52	8.48	8.45
Width	8.5+/-0.1	8.45	8.45	8.45	8.52	8.51	8.58
Thickness	0.65+/-0.05	0.84	0.85	0.84	0.65	0.67	0.65
Criteria		thicker	thicker	thicker	OK	OK	OK


	Unit : mm	Gold bump on Organic			Copper pillar on Organic		
		sample1	sample2	sample3	sample1	sample2	sample3
Length	8.5+/-0.1	8.55	8.42	8.4	8.4	8.43	8.44
Width	8.5+/-0.1	8.47	8.41	8.4	8.4	8.48	8.43
Thickness	0.65+/-0.05	0.77	0.76	0.76	0.61	0.6	0.61
Criteria		thicker	thicker	thicker	OK	OK	OK

Top

Bottom




Ceramic




Organic


SCSP vs CSP vs COB in Thickness



SCSP



CSP




COB


Type	SCSP	CSP	COB
TTL	3.8mm	3.8mm	3.8mm
Sensor	0.2mm	0.3mm	0.2mm
PCB	0	0.4mm	0.4mm
Total thickness	4.0 mm	4.5mm	4.4mm

The thickness of SCSP reduced by 0.4 mm

Failure of Flip Chip Bumping




SEM Micrograph of Flip Chip bumps



Delamination of Cu-Pillar Bump after Reflow

Failure Analysis of SCSP Module



Open and Cracked bumps

Yield of SCSP Module

成品数量及SMT贴装情况



□ 产品BOM成品及出货数量

Group	SMT成品	验证Reflow 焊接效果拆除IC	固化炉后未点Underfill胶 IC 脱落	出货数量	备注
CIS-1-A	30			30	Underfill 胶水评估过程中, 同Panel未点胶物料会和单个已点胶的物料一起过固化炉, 炉后发现有一定比例的没有点Underfill 胶水的物料有IC脱落的现象
CIS-1-B	62	2	6	54	
CIS-2-B	29		2	27	
CIS-3-B	20			20	
Total	141	2	8	131	


*所有原材料客户均已带走, 抛料及固化炉后脱落原因需进一步分析

□ 物料使用及贴装良率

物料 Group NO	电容			插座			IC			
	投入数	贴装数	贴装良率	投入数	贴装数	贴装良率	投入数	贴装数	抛料	贴装率
CIS-1-A	390	390	100%	78	78	100%	34	30	4	88.2%
CIS-1-B	330	330	100%	66	66	100%	68	62	6	91.2%
CIS-2-B	330	330	100%	66	66	100%	31	29	2	93.5%
CIS-3-B	240	240	100%	49	48	98.0%	21	20	1	95.2%
Total	1290	1290	100%	259	258	99.6%	154	141	13	91.6%


*Reflow后1pc插座偏位不良

SCSP Yield > 90%




插座偏位

SCSP module



Front Side



Back Side

Acknowledgements



- Authors appreciate the financial support from Huizhou Science and Technology Creative Team Program (Project no: 20150316074819218).
- Many thanks go to Mr. Lyu Jun and Mr. Chen Sheng from Suzhou Speed Semiconductor Pte Ltd. for their R-F PCB design and CIS fabrication.



Thank you for your attention!



Advanced Packaging Innovation Challenges - Super-thin Optical SiP & CIS

2018

44