NINETEENTH ANNUAL Burn-in & Test Strategies Workshop

March 4 - 7, 2018

Hilton Phoenix / Mesa Hotel Mesa, Arizona



COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

Bits 2018

Speedy Reflections - Electrical Simulation



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 4-7, 2018

Speedy Reflections - Electrical Simulation



Speedy Reflections - Electrical Simulation

Introduction

- The objective of this work was to develop a more robust simulation tool for designing new high speed interconnects.
- Designs focused on are Smiths Interconnect impedance controlled sockets:
 - DaVinci 35G capable to 20 Gbps
 - Insertion Loss @ -1 dB > 35 GHz
 - Return Loss @ -10 dB > 35 GHz
 - DaVinci 45G capable to 26 Gbps
 - Insertion Loss @ -1 dB > 40 GHz
 - Return Loss @ -10 dB > 40 GHz





Application of Uncertainty Quantification in RF Simulations of Test Socket

Burn-in & Test Strategies Workshop

Speedy Reflections - Electrical Simulation



Bits 2018

Speedy Reflections - Electrical Simulation



Bits 2018



Burn-in & Test Strategies Workshop

Bits 2018

Speedy Reflections - Electrical Simulation

Experimental Measurement Setup Each signal/return configuration is measured on an Agilent VNA utilizing Smiths Interconnect designed fixtures to characterize the S-parameters through 67 GHz. The fixture influence is de-embedded from the S-parameter result to determine the S-parameters for the socket only. Have conducted measurement-to-measurement verification with • measurements from an outside lab using the same socket Data presented here for DaVinci 35G but limited to 20 GHz due to proprietary nature, validated performance to 37 GHz by outside lab GGG GSG GGG ~4mm Signal port: 1 Return/Ground port: G 7 Application of Uncertainty Quantification in RF Simulations of Test Socket in & Test Strategies Workshop

Burn-in & Test Strategies Workshop

Bits 2018

Speedy Reflections - Electrical Simulation



Speedy Reflections - Electrical Simulation



BiTS 2018

Burn-in & Test Strategies Workshop

Speedy Reflections - Electrical Simulation



Burn-in & Test Strategies Workshop

Bits 2018

www.bitsworkshop.org

March 4-7, 2018

Speedy Reflections - Electrical Simulation



Burn-in & Test Strategies Workshop

Speedy Reflections - Electrical Simulation

Implementation of Mechanical FEA Simulations in 3D EM Simulation on Mises (psi OD 0 2667 2425 2183 194 1698 1456 1214 972 730 Mechanical FEA simulations conducted in Solidworks CosmosWorks. ٠ Utilized to determine maximum stress and deflection within the socket • during the worst case scenario which will be when the socket is in the preload condition. Deflection of socket then implemented in 3D EM simulation. ٠ Application of Uncertainty Quantification in RF Simulations of Test Socket 12 rn-in & Test Strategies Worksho

Burn-in & Test Strategies Workshop

Bits 2018

Speedy Reflections - Electrical Simulation



Speedy Reflections - Electrical Simulation

Assessment of Probe Tilt from Cartridge Alignment and FEA Analysis



Bits 2018

- Utilized information from the FEA analysis coupled with worst case tolerance stack analysis where cavity alignment is taken into consideration.
- Impact of allowable probe tilt from this worst case tolerance analysis presented.

Application of Uncertainty Quantification in RF Simulations of Test Socket

urn-in & Test Strategies Worksho

Speedy Reflections - Electrical Simulation



Burn-in & Test Strategies Workshop

Speedy Reflections - Electrical Simulation

Impact of Frequency Dependent Dielectric Properties on DaVinci 45G



Bits 2018

DaVinci 35G: Coaxial Structure

rn-in & Test Strategies Workshop



DaVinci 45G: Optimized Coaxial Structure



Application of Uncertainty Quantification in RF Simulations of Test Socket

16

Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 4-7, 2018

BiTS 2018

Speedy Reflections - Electrical Simulation



Speedy Reflections - Electrical Simulation



Burn-in & Test Strategies Workshop

Bits 2018

Speedy Reflections - Electrical Simulation



- Benefits of parameterized studies in HFSS to better understand impact of uncertainty for both mechanical tolerance and material properties.
 - Application of unilateral tolerances typical for mechanical fit to RF performance
- Clear need for frequency dependent measurements of material properties to have successful simulations at higher frequency.
 - Smiths Interconnect test lab in process of developing these capabilities.

$$\alpha_{dielectric} = 2.3 ftan(\delta) \sqrt{\varepsilon_r}$$



• Utilizing these design techniques for development of next generation high frequency test sockets.



Application of Uncertainty Quantification in RF Simulations of Test Socket

19