NINETEENTH ANNUAL Burn-in & Test Strategies Workshop

March 4 - 7, 2018

Hilton Phoenix / Mesa Hotel Mesa, Arizona



COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

www.bitsworkshop.org

Session 3B Presentation 3



Designed Right - PCB Simulation-Characterization



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Designed Right - PCB Simulation-Characterization

Scope and target application:

- Electrical performance as presented in this study are specific to the hardware. This paper is about a methodology and partnership (i.e. NXP, RDA, Leeno, Yamaichi, other socket vendors...)
- Applicable to any ATE platform Loadboard. This program started on Advantest 93K[™], and propagated to Teradyne UltraFlex[™].
- Methods and concepts can be applied to industry test sockets, loadboards, connectors, and fixtures.



28G Test Hardware Signal Integrity Design

2



Bits 2018



Session 3B Presentation 3

BiTS 2018





















Session 3B Presentation 3

BiTS 2018























Session 3B Presentation 3

BiTS 2018















Bits 2018



Designed Right - PCB Simulation-Characterization



Burn-in & Test Strategies Workshop

Bits 2018

www.bitsworkshop.org

March 4-7, 2018



Bits 2018

Designed Right - PCB Simulation-Characterization



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Bits 2018





Designed Right - PCB Simulation-Characterization

Conclusion

- 1. Analytical approach is highly recommended for signal integrity design for test hardware for short wavelength applications.
- 2. Understanding and quantitative assessment of the signal path is key to ascertain exposure to sources of discontinuity and signal loss.
- 3. Definition of performance budget for the Test Hardware Signal Path, in reference to DUT SERDES 28G I/O requirements, is highly recommended.
- Performance Validation of Test Hardware for 28G I/O application and higher is a necessity. Compliance to design target performance must be confirmed not assumed.
- 5. PCB vendor SI capability and PCB process control is a major area for improvement in the industry .SI design models must be tied to PCB fabrication process
- 6. Socket vendors need to tool up for SI model and performance validation to ensure compliance of its product. Socket Vendors need VNA to validate 28G test socket performance.



28G Test Hardware Signal Integrity Design

