NINETEENTH ANNUAL Burn-in & Test Strategies Workshop

March 4 - 7, 2018

Hilton Phoenix / Mesa Hotel Mesa, Arizona

Archive



COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

www.bitsworkshop.org

Bits 2018

Poster Session





A new methodology to improve power integrity of high parallelism probe card

Min-Seok Lee, Gyu-Yeol Kim, Sang-Kyu Yoo EDS Team, Samsung Electronics Company

Introduction

BACKGROUND

• Probe Card is a hardware that is connected physically and electrically between ATE (Automatic Test Equipment) and chips on the wafer test.

•Number of chips per probe card continues to increase. Limited channels in ATE are divided into several channels within the probe card.

•The power level of a divided channel would be dropped. That often makes problems when testing chips.

• In this paper, we suggest a new design to improve the power integrity of the divided channel.



Bits 2018

Poster Session



