# NINETEENTH ANNUAL Burn-in & Test Strategies Workshop

#### March 4 - 7, 2018

Hilton Phoenix / Mesa Hotel Mesa, Arizona

Archive



# **COPYRIGHT NOTICE**

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

# www.bitsworkshop.org

## **Bits 2018**

#### **Poster Session**





#### Printed Circuit Board Via Technology Limitations and Optimization

Estanislao Aguayo, Vothy Heang, Christopher Kinney, Matthew Priolo, Adrian Rodriguez Intel, Manufacturing Validation Solutions

- Balancing fine pitch device constraints and printed circuit board (PCB) fabrication limitations presents the test board designer a challenge implementing optimal layer transitions or vias.
- Layer transition structures, or vias, are a significant source of PCB signal integrity degradation. This paper focuses on two aspects of the PCB manufacturing and via impact in signal integrity, which are **manufacturing geometrical parameters and shielding.**
- The data presented in this poster has been acquired using state of the art simulation software (HFSS) and the goal of such a study is to gain insight into the shielding aspect in via design, also referred to as return path via or "adjacent" via. The paper's conclusion highlights each via technology limitations due to geometries and fabrication capabilities.



Fig 1: Coax via cross section I/II

Fig 2: Coax via cross section II/II

Coax via, a via structure capable of improving cross talk up to 10dB @5Ghz

### **BiTS 2018**



# **BiTS 2018**

### **Poster Session**



Burn-in & Test Strategies Workshop www.bitsworkshop.org