

NINETEENTH ANNUAL

BiTS

TM

Burn-in & Test Strategies Workshop

March 4 - 7, 2018

**Hilton Phoenix / Mesa Hotel
Mesa, Arizona**

Archive

COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

www.bitsworkshop.org

Marketplace Report Challenges of Today & Tomorrow

Ira Feldman
Feldman Engineering Corp.



BiTS Workshop
March 4 - 7, 2018




Overview

- Today's Challenges
 - Non-electrical
 - Final vs. Wafer Test
 - System Level Test
- Impending Challenges
 - Internet of Things (IoT)
 - Mobile Devices
- Tomorrow's Challenges
- Socket Market

TODAY'S CHALLENGES

How are electronics tested?

- Stimulus – Response used on Device Under Test (DUT)



Final & Wafer Test Cells




Teradyne Ultra Flex



Advantest V4400

Stimulus & Response – MEMS Sensors

- Accelerometers
- Gyroscopes
- Magnetic Compass
- Microphones
- Speakers
- Pressure sensors
- ...



Historical - Wafer Sort vs. Final Test



Wafer Sort

- Is this die worth packaging?
- Fab feedback
- Packaging feed-forward

Singulate
&
Package


Final Test

- Does this packaged part meet specification?

Reduced pin count
Less than at-speed
Single temperature

All pins
Full speed (performance bin)
Multiple temperatures

Wafer Test & Final Test



Wafer Test ~~Wafer Sort~~

- Is this worth

Known Good Die (KGD)
/ Not Known Bad Die

packaging
feed-forward

Increasing Migration of Tests Earlier in Process

Final Test

Does this
aged part
meet
specification?


Reduced **or full** pin count
Less than-at-speed
Single **multiple** temperatures

All pins (*sometimes*)
Full speed (performance bin)
Multiple temperatures (*sometimes*)


Advanced / Chip Scale Packaging

Wafer Level Chip Scale Packaging


(Chip Scale $\leq 1.2x$ Die Size)



Fan Out Wafer Level Packaging




Heterogeneous Integration – System in Package (SiP)



→ Disruptive to entire supply chain – including test

Panel Level Processing


No Consistent Panel Size for Large Area FO-WLP



Courtesy Jan Vardaman / TechSearch International

Marketplace Report - Challenges of Today & Tomorrow

Panel Level Processing



Each increase in wafer diameter results in 2.25x the area


600 mm sq. panel is 5x area of 300 mm wafer

Courtesy Jan Vardaman / TechSearch International

Marketplace Report - Challenges of Today & Tomorrow

Panel Evolution?

LCD Display
'Mother Glass'



Future Panel Test Handler?



Gallant Precision Machining
TFT Array Probe G4.5~G6

Marketplace Report - Challenges of Today & Tomorrow

System Level Test – Wide Range of Solutions



Nvidia GPU
(AnandTech)



Chroma ATE



Astronics Test Systems

Why SLT?

- Lower cost of test
 - For some devices vs. automated test equipment (ATE)
 - Typically microprocessors (MPU) / application processors (SoC), graphical processors (GPU), and field programmable gate arrays (FPGA)
- Full 'stress' of device
 - Can uses 'operating system' or diagnostic code in 'mission mode'
- Multi-Device interdependency
- Extended test times
 - Burn-in 'lite'


System Level Test (SLT)

Today . . .

- Structural test techniques find most silicon defects
- Rise in random/subtle defects detected by SLT
- Redundant testing for faults


Tomorrow . . .

- Expanded fault dictionary to ensure faults are only tested once in manufacturing flow




IMPENDING CHALLENGES

Internet of Things



- Billions of devices
- Exabytes/month data
- Typically wireless
- Cost sensitive

IoT – Bicycle Sharing



At the right price, IoT applications become ubiquitous.



Outside Beijing Wangfujing Hilton Hotel



Mobile Applications




- Safety & Reliability
- Low Latency
- Power Management



TOMORROW'S CHALLENGES

Neural Networks



Right Answer via Distorted / Defective Process

Do we care? What if not consistent?

Input



Misrepresentation



Output

Red

Aqua


Dark Blue

Protanopia Color Blindness

Quantum Computing

● 0

● 1




Classical Bit


Qubit

SOCKET MARKET

Test and Burn-In Socket Market



Top 5 Market Share



VLSI Research 2017 Preliminary

Marketplace Report - Challenges of Today & Tomorrow

Top Test & Burn-in Vendors

Rank	2015	2016	2017 Preliminary
1	Yamaichi Electronics	Yamaichi Electronics	Yamaichi Electronics
2	Enplas	Enplas	Enplas
3	Smiths Connectors	ISC	ISC
4	ISC	Smiths Connectors	Smiths Interconnect
5	Sensata Technologies	LEENO Industrial	LEENO Industrial

Acknowledgements


- Lin Fu and John West – VLSI Research
- Dave Armstrong – Advantest / HIR Test TWG Leader
- Jan Vardaman – TechSearch International
- Roger Sinsheimer - Teradyne

BACKUP

System Level Test (SLT)

Today . . .

1. Structural test techniques find most silicon defects.
2. The industry is seeing a rise in random/subtle defects. (those found by SLT)
3. Multiple test steps are resulting in many faults being re-tested multiple times over again.



Tomorrow . . .

1. We will better understand the faults identified in SLT testing.
2. We will expand the test content at wafer probe to cover more of these issues.
3. We will manage an expanded fault dictionary to ensure that faults are only tested once during the manufacturing flow.

Right Answer – Distorted Process



Protanopia Color Blindness

