

NINETEENTH ANNUAL

**BiTS**

TM

**Burn-in & Test Strategies Workshop**

**March 4 - 7, 2018**

**Hilton Phoenix / Mesa Hotel  
Mesa, Arizona**

**Archive**

# COPYRIGHT NOTICE

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

**[www.bitsworkshop.org](http://www.bitsworkshop.org)**

## Life Cycles of Sockets; Specification vs Reality and Setting Standards

**Rahima Mohammed**  
Senior Principal Engineer  
Intel Corporation



**BiTS Workshop**  
March 4 - 7, 2018



## Agenda

- End of Life Requirements
  - scenarios in Validation and Test
- Socket Evaluation Methodology
- Factory feedback
- Need Standards

## End of Life Requirements

Validation Disciplines	Validation Coverage
Power Thermal and Performance Validation	Validates thermal design power (TDP), thermal sensor accuracy, thermal throttling algorithm and power delivery
Analog and electrical Validation	Validates electrical performance and IO design
Functional validation	Validates logical functionality of the device

**Validation → Find Logical Bugs**

**Validation uses validation boards or reference boards**

**Socket and thermal system uses quick release retention designs or simple loading mechanisms**

**Socket EOL > 200 cycles**

Test	Coverage
Burn-in	Accelerates latent defects to meet time zero reliability
Class	Continuity tests, power measurements, dynamic frequency/voltage, test of all logic, arrays, I/O testing and SKU calculations
Circuit Marginality Validation (CMV)	Validates the safety margins of circuits
System Level Validation (SLT)	Uses a product specific tester interface unit based on the reference motherboard SLT insures shipping quality parts and for measuring outgoing Quality
Quality and Reliability	Extended life test

**Test → Transforms design into competitive products.**

**Test → Remove the defects introduced by Si fabrication process**

**Class and SLT utilizes robotic handlers**

**Socket EOL > 500K cycles**



**Socket Electrical, Mechanical, Thermal Performance, Lifecycle and Cost are critical vectors**

Life Cycles of Sockets; Specification vs Reality and Setting Standards



3

## Additional Socket Evaluation Methodology


- Equipment
  - Tester/Handler with actual devices
  - Socket and test fixture
  - Cres measurement equipment
- Process
  - Maintenance Cleaning intervals
  - Insertion/extraction tracking
- Other
  - Evaluation are done per technology
  - Then done for every families
  - Per device, only tested for opens/shorts, mechanical fit check

## Socket Evaluation Methodology


- Electrical
  - Daisy Chained Test Boards are used to evaluate the force/pin and contact resistance per pin and variations between sockets of same or alternate technology
  - Insertion loss and return loss
- Mechanical
  - Force/pin, socket tip wear on the DUT side and PCB side, marks on the package
  - Checking for contamination on the pins under the microscope
- The socket is then run for 1000 mechanical cycles in the system level testing setup, then through actual system level testing.
  - Passed the short test and passed the long test content except for a specific content for 1000 cycles. Cres tests were repeated using the daisy chained test boards.
  - Similar exercise were done for 2000, 3000 and 5000 cycles. At 5000 cycles, failed short and long test content for SLT.



## Factory Feedback



Impedance vs Frequency Measurements



Contact Resistance between Pre and Post cleaning

Manual reject validation shows ~50% of the SLT rejected failures actually pass with the validation sockets → Direct impact on Yield



## Need Standards

- What are the major influences on socket life?
  - Temperature cycling, power cycling, current carrying capability, how long the current is applied for, force distribution, electrical performance specially high speed data rates, package size, pitch, number of pins, routing of the signal, power and ground pins.
- How should life cycle be defined across the industry?
  - What is critical?
    - Socket Electrical, Mechanical, Thermal Performance, Lifecycle and Cost are critical vectors
    - Socket specs has to be defined for that socket rather than the technology itself. It's all the other interaction that actually determines the performance of the socket in the specific application
  - What is controversial?
    - Disconnect between the socketing technology and the whole socket performance itself
  - What is unnecessary?
    - One size fits all for the technology will not work