Archive



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

COPYRIGHT NOTICE

This multimedia file is copyright © 2017 by BiTS Workshop. All rights reserved. It may not be duplicated or distributed in any form without prior written approval.

The content of this presentation is the work and opinion of the author(s) and is reproduced here as presented at the 2017 BiTS China Workshop.

The BiTS logo, BiTS China logo, and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop.

Session 1 Presentation 3

RF & High Speed Test

Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

Yuzhe Yin China Electronics Standardization Institute



BiTS China Workshop Shanghai September 7, 2017



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

RF & High Speed Test

Index

- 5G Background
- Vector Network Analyzer based On-Wafer Test
- ATE based On-Wafer Test
- 93k Architecture
- On-Wafer Calibration Technology
- SOLT/TRL/LRRM
- CESI 8190 Calibration Kits
- CESI Calkit Calibration Software
- Future work



Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

Session 1 Presentation 3

BiTS China 2017

RF & High Speed Test





Burn-in & Test Strategies Workshop

www.bitsworkshop.org

RF & High Speed Test



Burn-in & Test Strategies Workshop

RF & High Speed Test

Vector Network Analyzer based On-Wafer Test

On-Wafer microwave characters:

- Power: input, output, gain, flatness
- Noise: ENR, noise parameter
- Harmonics: IP3
- Transient: Rise/Fall time

Measuring system:

- VNA: 2 source/4 port/8 receiver
- Tuner: non-500hm scanning
- Power Amplifier: driver
- Power meter: VNA receiver power calibration
- Probe station: semi-auto, on-wafer calibration
- Pulse I/V: driver, measure. 50V, 500ns
- Scope: GaAs, GaN, InP, COMS-RF, etc.





Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

Burn-in & Test Strategies Workshop

www.bitsworkshop.org

RF & High Speed Test



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

RF & High Speed Test

Vector Network Analyzer based On-Wafer Test

Advantages:

- Precision: high, Power and S-parameter
- Capability: all microwave parameters
- Extension: tuner etc.
- Range: 110GHz above

Disadvantages:

- Integration: multi-vendor puzzle
- Complexity: high, poor automation
- Data channel: difficult, microwave specified
- RF channel: 1-2 in/output
- Volume test: not appropriate, no other choices

Challenge:

- Mixed signal: wideband test for 5G
- Volume test: Efficiency



Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

RF & High Speed Test

ATE based On-Wafer Test

Advantages:

- Integration: Good, 93k's WSRF and WSMX
- Complexity: low, mono-vendor
- Data channel: scalable
- RF channel: 4 RF subsystem/card
- Volume test: best choice

Disadvantages:

- Precision: lower than VNA
- Capability: not all microwave parameters
- Extension: tuner integration poor. Only 500hm
- Range: 6GHz and below

Highlights:

- Mixed signal: wideband test for 5G
- 5G test: RF combo/Carrier Aggregation





Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

Session 1 Presentation 3

BiTS China 2017

RF & High Speed Test



Burn-in & Test Strategies Workshop

RF & High Speed Test

On-Wafer Calibration

Probes:

- Coaxial to Coplanar Waveguide (CPW)
- GSG:
- S-parameter Calibration:
- SOLT (Short Open Load Thru)
- TRL (Thru Reflect Line)
- LRRM (Line Reflect1/2 MatchLoad)
- CPW calibration cell
- Calibration algorithm

Challenge:

- Standard chip design: Foundry service
- Algorithm: CPW optimized
- Intrinsic calibration: de-embed pad and stub



Intrinsic calibration: de-embed to cell edge



Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

RF & High Speed Test

On-Wafer Calibration Chip Design

Design flow:

- Substrate model
- Matched 500hm CPW TX line
- Matched load
- SOLT set
- TRL set
- Attenuation set
- VSWR set
- Momentum EM simulation
- Manual optimization





Burn-in & Test Strategies Workshop

RF & High Speed Test

On-Wafer Calibration Chip Design

Design flow:

- Substrate model
- Matched 50Ohm CPW TX line
- Matched load
- SOLT set
- TRL set
- Attenuation set
- VSWR set
- Momentum EM simulation
- Manual optimization





Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

RF & High Speed Test

On-Wafer Calibration Chip Design

Design flow:

- Substrate model
- Matched 50Ohm CPW TX line
- Matched load
- SOLT set
- TRL set
- Attenuation set
- VSWR set
- Momentum EM simulation
- Manual optimization





Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

RF & High Speed Test

On-Wafer Calibration Chip Design

Design flow:

- Substrate model
- Matched 50Ohm CPW TX line
- Matched load
- SOLT set
- TRL set
- Attenuation set
- VSWR set
- Momentum EM simulation
- Manual optimization:
 Gradient and snake line



| _ | | | _ | | _ | - 1 | | | - | | | | - |
|---|------------------|------|---|--------|---|-----|----|---|---|-----|---|---|---|
| | | | | | | | | | | | | | |
| | | - | | | | | | | | i n | | | |
| | | - | 1 | | | | l, | | | I | Π | Ŀ | |
| | | | 1 | | | ķ | | | | | Π | Ŀ | 1 |
| | | ſ | | ſ | | | | E | 1 | | Π | L | |
| | | ſ |] | ŗ | | | | | 1 | | [| L | |
| | - | ſ | | ۲ : | | j | | | 1 | | | 4 | |
| | | 5 | | ſ | : | | | 1 | 1 | | | L | |
| | | 1 | | 5 | | | | | 1 | | | | |
| | | | | 5 | | | | - | | | | | |
| | | | | | | | | | | | | | |
| | IN LOCATION INC. | | | | | | | | 1 | | 1 | | |

Manual layout optimization : Gradient and snake line





3D effect of manual layout optimization Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

Burn-in & Test Strategies Workshop

RF & High Speed Test

CESI 8190 Calibration Standard

Main Features:

- SOLT and TRL Calkits. Long Line: 2.135mm
- Geometry Standard. 10um
- VSWR Verification: 1.1、1.5、2.5、5、10
- Attenuation Verification: 1dB、2dB、3dB、-10dB、-20dB、-30dB、-40dB
- On-Wafer capacitor and inductor



Burn-in & Test Strategies Workshop

RF & High Speed Test

ATE based On-Wafer Test

Algorithm flow:

- Substrate effective dielectric constant (Eeff) and loss tangent (TanD) extract.
- Probe vector S parameter extract.
- Verification module calibration.
- 2/4 port calibration: Unique crosstalk for CMOS-RF.

$$Q_{thru} = T_A \cdot T_{thru} \cdot T_B \qquad \gamma = \alpha + j\beta$$

$$Q_{Line} = T_A \cdot T_{Line} \cdot T_B \qquad Q_{Line} \cdot Q_{thru}^{-1} = T_A \cdot (T_{Line} \cdot T_{thru}^{-1}) \cdot T_A^{-1}$$

$$T_{Line} \cdot T_{thru}^{-1} = \begin{bmatrix} e^{-\gamma \cdot \Delta I} & 0 \\ 0 & e^{-\gamma \cdot \Delta I} \end{bmatrix} \qquad \gamma = \frac{1}{\Delta I} \cdot \ln(e i g(Q_{Line} \cdot Q_{thru}^{-1}))$$

$$(colored)$$
Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test

Burn-in & Test Strategies Workshop

www.bitsworkshop.org

RF & High Speed Test



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

RF & High Speed Test

Summary

- The development of 5G promotes new IC volume test demands such as GaN and CMOS-RF/MEMS-RF components
- New 5G features brings to new test demands such as 6GHz+ mmW, RF Combo and Carrier Aggregation
- VNA On-Wafer test platform and 93k volume ATE take different advantages
- Both for VNA and ATE approach, the CPW On-Wafer calibration is required
- CESI 8180/8190 is developed for CPW On-Wafer calibration
- CESI Calkit algorithm and software are developed and compared to industrial solutions
- Future work: New 5G featured test and calibration; Si standards etc.



Coplanar Waveguide Calibration Technology for High Volume Microwave On-Wafer Test