

EIGHTEENTH ANNUAL

**BiTS**™

**Burn-in & Test Strategies Workshop**

**March 5 - 8, 2017**

**Hilton Phoenix / Mesa Hotel  
Mesa, Arizona**

# Archive – Session 4

## Copyright Notice

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2017 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2017 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2017 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

## Session 4

Rahima Mohammed  
Session Chair

### BiTS Workshop 2017 Schedule

# Frontier Day

Tuesday March 7 - 8:00 am

## Launch Pad

### **"Load Board PCB Socket Contact Pad Solution"**

Willy Ganoy, Jess Coleta – ON Semiconductor Philippines

### **"Addressing high frequency challenges for burn-in requiring LVDS"**

Rolando Reyes - Analog Devices Inc.

### **"New Applications for Embedded Thin Film Heaters"**

Bruce Mahler - Ohmega Technologies, Inc.

### **"Adressing the EOS on legacy burn-in boards with over voltage protection through a modular design"**

Gil Conanan - Analog Devices, Inc.

# Load Board PCB Socket Contact Pad Solution

**Willy Ganoy, Jess Coleta**  
**On Semiconductor Philippines**



**BiTS Workshop**  
**March 5 - 8, 2017**



**ON Semiconductor®**

## Background


- Tests requires interface adapters (load boards & sockets) electronically connected during Production Operations. These interface adapters are customized per application depending on its technology, application and compatibility which leads to higher costs and limited flexibility.
- With multiple sockets and pin technologies now available in the market and new design also emerging, correct technology selection is a challenge for design engineers. Furthermore, it becomes a gating item for loadboard designs.

## Objectives

- Develop a technique on the load board design for flexibility during device qualifications and manufacturing releases.
- An alternative solution to cut down costs during development.





## IC Package Trend



QFN/DFN



Wetable Flank



eMSOP 8/10



eTSSOP




U1210-6




3333-8




U30135-12



4016-16



2545-20



6060-40



U1616-6



3535-14



U33135-16



U2020-6




3030-20



7070-48



U17135-8



U1515-8



U1418-10



2022-6



4040-28




8080-56



Stack die



x3DFN (0201)



MCM




xDFN (1010)



ULLGA dual-row



xDFN 0606



Dr MOS Flip-chip

## Socket & Pin Technology



Socket	Pin	Socket	Pin
			
			
			




## Load Board Design

Load board Mechanical Footprint


5 mm x 5 mm  
Package



Socket & Pin



Mounting holes





Contact footprint


## Load Board Design

Load board Mechanical Footprint


5 mm x 5 mm  
Package



Socket & Pin







Mounting holes






Contact footprint

## Load Board Design

Existing Load board foot print of 5 mm x 5 mm	Load board Landing pad
<p>A</p> 	
<p>B</p> 	

## Load Board Design

Existing Load board foot print of 5 mm x 5 mm	Load board Landing pad
	
<p style="text-align: center; font-size: 2em;">New Technology</p>	 <p style="text-align: center;">DEVICE</p> <p style="text-align: right;">Requirement</p>

# Drawback in Load Board Re-layouts

## ○ RE-DESIGN / RELAYOUT


PCB Fabrication Cost



Build & component stuffing manpower








Evaluation timeline



## Contactor Pin Geometry






### Multiple socket & pin designs






## Contact Pin Geometry


### Varying contact pin heights




## PCB Board Contact Pad Layout




## PCB Board Contact Pad Layout




## PCB Board Contact Pad Layout



## PCB Board Contact Pad Layout




## PCB Board Contact Pad Layout






## PCB Board Contact Pad Layout




## PCB Board Contact Pad Layout






## Basic Electronic

R = Resistance  
 $\rho$  = resistivity  
W = width  
L = length  
t = thickness



## Computation



## Summary

- Loadboard design is a critical factor in manufacturing flexibility which drive costs and non-value adding activities for development teams. On the other hand, socket and pin technologies can limit these flexibilities if not well-planned prior loadboard design and fabrication.
- An extended loadboard trace path makes huge difference and can cater N<sup>th</sup> # of pin technology footprints. The recommendations presented on this paper can be one on the many developments that can be considered in load board and sockets designs and selection for devices not too sensitive to contact resistance up to ~4 milliohms.