BiTS 2017

Reality Check - Validation & MEMS Test



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 5-8, 2017

Copyright Notice

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2017 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2017 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2017 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.



Reality Check - Validation & MEMS Test

BiTS 2017



Reality Check - Validation & MEMS Test

BiTS 2017

Processes for Validating and Maintaining Electrical DUT Interfaces

Martin Gao, Carolina Lock Texas Instruments



BiTS Workshop March 5 - 8, 2017



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 5-8, 2017

Reality Check - Validation & MEMS Test

Contents

- What & Why
- Proposed Processes
- Current Development
- Data
- Final Thoughts



Processes for Validating and Maintaining Electrical DUT Interfaces

Burn-in & Test Strategies Workshop

BiTS 2017

Reality Check - Validation & MEMS Test



Burn-in & Test Strategies Workshop

BiTS 2017

Reality Check - Validation & MEMS Test



Burn-in & Test Strategies Workshop

Reality Check - Validation & MEMS Test

BiTS 2017



Burn-in & Test Strategies Workshop

BiTS 2017

Reality Check - Validation & MEMS Test



BiTS 2017

19913

Current Development

- Debug with SEICA V8 flying probe tester
 - Run VIVA programs created with board
 - Log all failures for repair into tracking S/W
- Shop technicians repair boards
 - Replace broken components using appropriate repair equipment (soldering iron, preheater, etc)
 - Reorder new spare boards for more serious issues
- All repaired boards are validated on tester before releasing back into prod



Processes for Validating and Maintaining Electrical DUT Interfaces

15

BiTS 2017

Current Development: Tester

- SEICA Pilot V8 Flying Probe Tester
 - Component Assembly Check
 - Identifies manufacturing errors and component defects
 - High level of test coverage
 - 2-sided testing with 8 probes
 - Standardized probes
 - On probe CCD cameras
 - Easy to debug GUI
 - Generate programs with CAD data







Processes for Validating and Maintaining Electrical DUT Interfaces

BiTS 2017



- Contactor Insertion Tracking System (CITS)
 - Trigger PM based on insertion counts
- Contactor Test
 - Dedicated tester in Repair Shop, <u>does</u> <u>not impact production</u> <u>capacity</u>





Processes for Validating and Maintaining Electrical DUT Interfaces

Burn-in & Test Strategies Workshop

Reality Check - Validation & MEMS Test

BiTS 2017

Current Development: Tester

- MPT[™] Parametric Tester
 - 4-wire Kelvin per-pin CRES $(\pm 1.5m\Omega \text{ to } \pm 200\mu\Omega \text{ precision})$
- MTC[™] Cycling Station
 - Force and displacement
 (±1.5kg and ±1µm resolution)
- Extras
 - Cognex In-Sight Micro
 - Multi-Nest pusher attachment
- Considerations
 - Interface Items: PCBs, Nests, Simulators, Attachments, etc.
 - No per-pin force isolation





Processes for Validating and Maintaining Electrical DUT Interfaces

Reality Check - Validation & MEMS Test

BiTS 2017



Burn-in & Test Strategies Workshop

Average Lifetime Tracking

- Software Tracking
 - Repair shop centralized S/W tracks amount of board breakdowns per units tested (insertions)
 - Average ATE PCB expected to breakdown between 1.6-3 million insertions – not counting new boards with design issues
 - Contactor Insertion Tracking System (CITS) tracks the lifespan of contactors (insertion count)
 - Average insertions between cleaning 5-8K
 - Average insertions between pin change 45-65K



Processes for Validating and Maintaining Electrical DUT Interfaces

20

Reality Check - Validation & MEMS Test

Test Coverage Improvement

- DIB Diag vs SEICA % coverage
 - Average DIB Diag coverage 70-80% of all onboard components
 - SEICA V8 coverage 95-97% of all components
- SEICA speed of debug increased
 - SEICA program average run time 30 minutes
 - Average manual debug time 1 day
- Contactor speed of debug increased
 - Contactor checker average run time 30 minutes
 - Average manual pin-change 2 hours + pin cost



Reality Check - Validation & MEMS Test





Burn-in & Test Strategies Workshop

Reality Check - Validation & MEMS Test

BiTS 2017



Burn-in & Test Strategies Workshop