

EIGHTEENTH ANNUAL

**BiTS**™

**Burn-in & Test Strategies Workshop**

March 5 - 8, 2017

Hilton Phoenix / Mesa Hotel  
Mesa, Arizona

**Archive – Session 3**

## Copyright Notice

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2017 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2017 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2017 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

## Session 3

Ila Pal

Session Chair

### BiTS Workshop 2017 Schedule

## Performance Day

Monday March 6 - 4:30 pm

### Reality Check

**"Augmenting form factor designs with validation and debug capability"**

John Kelbert - Intel Corporation

**"New Possibility with Coax Via Risers"**

Matthew Priolo, Adrian Rodriguez, Christopher Kinney, Adewale Oladeinde – Intel

**"Processes for Validating and Maintaining Electrical DUT Interfaces"**

Martin Gao, Carolina Lock - Texas Instruments

# Augmenting Form Factor Designs with Validation and Debug Capability


**John Kelbert**  
**Intel Corporation**



**BiTS Workshop**  
**March 5 - 8, 2017**



## Product Complexity Rising



Source: Semico Research Corp.



## Product Cadence Unchanged



## Reality – Many Products are Late

**“..79% of new products miss the launch date<sup>1</sup>, companies have an enormous opportunity to increase sales and profitability by improving new product time to market (TTM)<sup>2</sup>”**

<sup>1</sup>CGT/Sopheon Survey

<sup>2</sup><https://www.sopheon.com/new-product-time-to-market/>

# Complexity Management with Multi-step Platform Approach



← **Start with this**


Initial debug platform

- Easy to access
- Easy to debug
- Modular, reconfigure



# Complexity Management with Multi-step Platform Approach



Progress to this →



End point: product

- Difficult to access
- Challenging to debug
- Fixed configuration

# Complexity Management with Multi-step Platform Approach



Starting point: debug platform

- Easy to access
- Easy to debug
- Modular, reconfigure

End point: product

- Difficult to access
- Challenging to debug
- Fixed configuration

## Complexity Management with Multi-step Platform Approach

- All the while avoiding shortcuts that could lead to disaster



## Upside of Multi-step Platform

- Advantages of specialized test platforms
  - Flexibility, expose key interfaces, added instrumentation, capability, ...



Initial starting point

Augmenting Form Factor Designs with Validation and Debug Capability

12

## Downside of Multi-step Platform



Initial starting point

↖ *Complexity added here...*

### Disadvantages

- PCB layers added for debug and test
- Longer routing of critical interfaces
- Connectors added to modularize
- Added test points
- Mounting holes for sockets


## Downside of Multi-step Platform



Initial starting point

### Key Differences

Power and Performance  
Drivers, FW/BIOS  
Component placement  
PCB stackup  
Signal Integrity  
Power Integrity



End point

***Complexity added here...***


***Compromises efforts and investment to get here.***




## POWER AND PERFORMANCE PRODUCT TUNING

Multi-step approach example:  
Designing in complexity

# Example: Power and Performance Board Layout




PCB placement bottom view




PCB placement top view

53 current sense resistors added to tune power-performance product point

## Example: Power and Performance Power Layout Compromise



- Recommended product power shapes
- Product component placement




- Compromised power shapes for instrumentation
- Component placement pushed out from SoC






## Consequences


### Non-product deviations




Placement



Layout



Debug Features



Deviations irrelevant to final product

Augmenting Form Factor Designs with Validation and Debug Capability



## AUGMENTATION WITH INTERPOSERS

A different approach



# BiTS 2017


## Move Test Feature Complexity to Interposers



Interposer

Non-product parts, layout, connections moved from baseboard to interposer

## Interposer Possibilities




Socketing Solutions



Power Profiling




Memory Configurations




Debug Interfaces

## Interposer Extremes




0.4mm pitch devices class  
debug interposer solution



1.0mm pitch server class  
power profiling solution




## Socket Attach Opportunity




Interposers became ideal candidates for attaching sockets without the need for additional mounting holes or keep out volume

## Augmentation enables a Return to Product Focus



Reduce non-product components  
 Maintain product component placement



Utilize product power plane shapes



Eliminate need for added PCB layers



Augmenting Form Factor Designs with Validation and Debug Capability

## Interposer Implementation Challenges and Limitations

- Signal and power integrity impact
- Attachment of interposer to system
- Mechanical conflicts and keep out volumes
- Capability is limited to what can be exposed at component's system interface



## Conclusion

Product complexity rising

No change in product cadence

Validation and debug capability  
drive deviation from product focus

Interposers move complexity from  
target system while providing needed  
capability

Augmentation with interposers  
enables a stronger focus on the  
end product



## Acknowledgements

Interposer and riser development:

Floy Campbell – Intel Corporation

Ashok Kabadi – Intel Corporation (retired)

Matthew G Priolo – Intel Corporation

Adrian R Rodriguez – Intel Corporation