

EIGHTEENTH ANNUAL

BiTS™

Burn-in & Test Strategies Workshop

March 5 - 8, 2017

Hilton Phoenix / Mesa Hotel
Mesa, Arizona

Archive – Session 2

© 2017 BiTS Workshop – Image: tonda / iStock

Copyright Notice

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2017 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2017 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2017 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.

Session 2

Jason Mroczkowski
Session Chair

BiTS Workshop 2017 Schedule

Performance Day

Monday March 6 - 1:30 pm

Performance Prediction

"Coaxial Test Socket - Evolution & Optimization"

Frank Zhou - Smiths Connectors

"100G Testing Fixture Design and Verification"

Jackie Luo - Shanghai Zenfocus Semi-Tech

"Inductance Rise Due To Plating"

Gert Hohenwarter - GateWave Northern, Inc.

"Spring probe current-carrying capacity (continuous vs pulse) analysis and improvement"

Yuanjun Shi - TwinSolution Technology Ltd

100G Testing Fixture Design and Verification

Jackie Luo
Shanghai Zenfocus Semi-Tech



BiTS Workshop
March 5 - 8, 2017



Agenda

- 100G High-Speed Interface Introduction
- 100G High-Speed Interface Testing
- 100G Testing Fixture Design
- Testing Verification based on PLTS
(*Physical Layer Test System*)
- Conclusion

100G High-Speed Interface Introduction


- Core/Data
- Switches
- Routers
- Servers
- Storage

- Standard I/O Interface
 - SFP+
 - QSFP+
 - miniSAS
 - ZQFP+
 - ZQSFP+
 - XCP
 - CFP
 - CFP2
 - CFP4



100G High-Speed Interface Introduction

100G Interface Module



100G High-Speed Interface Testing

Host-to-Module Electrical Specifications (host output)

Parameter	Min.	Max.	Units
Differential input return loss	-	See Equation	dB
Common to differential mode conversion return loss	-	See Equation	dB

$$RLd(f) \geq \begin{cases} 9.5 - 0.37f & 0.01 \leq f < 8 \\ 4.75 - 7.4 \log_{10}\left(\frac{f}{14}\right) & 8 \leq f < 19 \end{cases}$$

Module-to-Host Electrical Specifications (host input)

Parameter	Min.	Max.	Units
Differential input return loss	-	See Equation	dB
Differential to common mode input return loss	-	See Equation	dB

$$RLdc(f) \geq \begin{cases} 22 - 20\left(\frac{f}{25.78}\right) & 0.01 \leq f < 12.89 \\ 15 - 6\left(\frac{f}{25.78}\right) & 12.89 \leq f < 19 \end{cases}$$

100G High-Speed Interface Testing

- Based on IEEE802.3bm (CAUI-4) Specification



MCB : Module Compliance Board


Parameters to be Tested:

Test point: B'

Module_OUTPUT_SDD11max
Module_OUTPUT_SDC11max

Test point: C'

Module_INPUT_SDD11max
Module_INPUT_SCD11max



100G High-Speed Interface Testing

Module-to-Host Electrical Specifications (module output)

Parameter	Min.	Max.	Units
Differential input return loss	-	See Equation	dB
Common to differential mode conversion return loss	-	See Equation	dB

$$RL_d(f) \geq \begin{cases} 9.5 - 0.37f & 0.01 \leq f < 8 \\ 4.75 - 7.4 \log_{10}\left(\frac{f}{14}\right) & 8 \leq f < 19 \end{cases}$$


Host-to-Module Electrical Specifications (module input)

Parameter	Min.	Max.	Units
Differential input return loss	-	See Equation	dB
Differential to common mode input return loss	-	See Equation	dB

$$RL_{dc}(f) \geq \begin{cases} 22 - 20\left(\frac{f}{25.78}\right) & 0.01 \leq f < 12.89 \\ 15 - 6\left(\frac{f}{25.78}\right) & 12.89 \leq f < 19 \end{cases}$$

100G High-Speed Interface Testing

- Based on IEEE802.3bj Specification



Parameters to be Tested:

Insertion loss

Return loss


Differential to common-mode return loss

Differential to common-mode conversion loss


Common-mode to common-mode

return loss

COM (Channel Operating Margin)



100G High-Speed Interface Testing



100G High-Speed Interface Testing

Fixture Mating Testing Based on IEEE802.3bj Specification



Parameters to be Tested:

Insertion loss


Return loss

common-mode to Differential
return loss

Differential to common-mode
conversion loss


Common-mode to common-mode
return loss

Integrated crosstalk noise



100G Testing Fixture Design


MCB and HCB Mating Diagram




Material,
Stackup Design,
Trace
Impedance,
Insertion loss,
etc.



Via Modelling and
Optimization



Connector evaluation,
impedance control, insertion loss,
cross talk, common to
differential mode conversion, etc



100G Testing Fixture Design



IL VS. Trace Width/Air Gap




Impedance VS. Trace Width/Air Gap




Material Verification Board, use **AFR** (Automatic Fixture Removal) or **PLTS** (Physical Layer Test System) to do calibration, to get real performance of the material after fabrication

100G Testing Fixture Design


copper foil Roughness




Different Processes contribute to different roughness after fabrication



After Traditional Process



After low-roughness process




Before Fabrication(VLP)


100G Testing Fixture Design

Low-Roughness Process

Take full advantage of HVLP copper foil



IL Vs. Process




100G Testing Fixture Design

Glass Fiber Impact to Differential Signals

Differential signals transmit on High Er and Low Er media will have differential delays



High Er
Low Er



$$v = \frac{c}{\sqrt{\epsilon_r}}$$


Signals travel faster when Er is lower

100G Testing Fixture Design

Glass Fiber Impact to Differential Signals


Improvement:

1. Design rotated traces;
2. Fabricated rotated patterns;




100G Testing Fixture Design

Material with issue, phase and delay will be abnormal, and has resonance in IL plot





Material without issue, the phase and delay will be normal, and has no resonance in IL plot





100G Testing Fixture Design

Via Modelling and Optimization




100G Testing Fixture Design

STUB length impact to signal Performance





100G Testing Fixture Design




Connector Selection


1. Insertion Loss
2. Return Loss
3. Differential pair delay
4. Xtalk



100G Testing Fixture Design





Connector Verification board, use **AFR** of **PLTS** to do calibration, to get real performance of the material after fabrication





100G Testing Fixture Design

Get parameters from real evaluation board of material and connectors, then simulate to get the performance of the whole trace




This method works for long distance board also (40inch, Meet IEEE802.3bj Spec)



Fixture Verification based on PLTS

MCB and HCB Verification




Testing Setup :


1. Keysight PXI Modular network analyzer
2. PLTS physical layer testing SW
3. Calibration kits, Coaxial Cables, etc.

Fixture Verification based on PLTS


Comparison with IEEE802.3bj Spec




Differential insertion loss



Differential Return loss



Common Return loss



Differential to Common Mode insertion loss

Conclusion

- High-Speed Testing moved from some independent modules to an integrated complex system
- To design a testing fixture which perform as good as expected, we need to evaluate material, stackup, trace, via, interconnection and connectors to get real performance of each segment, then simulate the whole trace to get whole trace performance.
- Fixture verification based on PLTS gives the fixture performance comparing with Specification
- The same methodology can be leveraged to cover higher and higher testing requirement in ATE environment.