Poster Session



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 5-8, 2017

Copyright Notice

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2017 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2017 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2017 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.



Poster Session





Design, Fabrication, and Characterization of Dense and Large-stand-Off Compressible MicroInterconnects (CMIs) for Advanced Testing and Socket System Application

Paul K. Jo, Muneeb Zia, Joe L. Gonzalez, and Muhannad S. Bakir Georgia Institute of Technology


Introduction


 Commercial applications of mechanically compliant interconnects



Intel Core[™] i7 Processor and Opteron[™] Processor with Land Grid Array (LGA) Socket










Samtec Micro-Interposer

Challenges with Current Efforts










- Non-standard fabrication process
- Limited compliance
- Rolling effect

- Small elastic range of motion
- Limitation on interconnects
 design

Burn-in & Test Strategies Workshop


www.bitsworkshop.org

Gold Plated NiW Compressible MicroInterconnects (CMIs)




Batch fabricated CMIs on a silicon substrate (80 μ m height, 150 μ m in-line pitch)

- Lithographic-defined, CMOS compatible fabrication process
- Pressure-based and non-permanent contact
- **High-degree of freedom** in interconnect design (height, length, thickness, top-view design, and side-view geometry)
- Large elastic range of motion (45 μm elastic deformation from 75 μm height CMI; 60% of its total height)
- Large height and Highly scalable pitch (up to 100 μm height and down to 40 μm pitch has been demonstrated)
- Multi-height & multi-pitch fabrication



Burn-in & Test Strategies Workshop



Burn-in & Test Strategies Workshop