

**BiTS 2017**

**Poster Session**

**EIGHTEENTH ANNUAL**

**BiTS**

**Burn-in & Test Strategies Workshop**

TM

**March 5 - 8, 2017**

**Hilton Phoenix / Mesa Hotel  
Mesa, Arizona**

**Archive — Poster**

© 2017 BiTS Workshop – Image: tonda / iStock

## Copyright Notice

The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2017 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2017 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2017 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.




## STATISTICAL METHOD FOR SETTING UP SAFE SCREEN VOLTAGE FOR PRODUCTS

KRISHNA MOHAN CHAVALI  
SMTS, REL-ENG, GLOBALFOUNDRIES US INC

**ABSTRACT:** Statistics based methodology for establishing a "Safe Screen Voltage" for wafer level screening. This methodology has several advantages: it can be easily implemented at wafer level, can be used for quick assessments for Defect Density or Early Life Failure Rate during development stage, to use as continuous wafer level screening at sort, can be translated to Package Level for Pre-shipment Burn-In, can be implemented across any technology node.

### Wafer Level Run Procedure

- ✓ Select **one wafer or @300** devices.
- ✓ Perform **Full FT & Data Log** all params.
- ✓ **Step Ramp Vdd**: start with Vdd, steps 0.1 to 0.2V (0.1xVdd) upward.
  - ✓ At each step stress all devices: **0.5 to 5secs**.
- ✓ After **each step repeat FT** note # of fails.
- ✓ **Data log for all devices** at each step.
- ✓ Increment stress voltage until all devices fail.
- ✓ Plot histogram of **# of fails Vs stress voltage**.
- ✓ **2-3 Fail populations** per Bathtub will be seen
  - ✓ Low voltage => **Early Fails** - Defective parts
  - ✓ High voltage => **Useful life** - Defect free parts.
  - ✓ Very High voltage => **Wear out/EOS fails**.




Mean of Main Population kill voltage	=	$X_m$
Mean of Weak Infant population kill voltage	=	$X_w$
Standard deviation of Main Population kill voltage	=	$\sigma_m$
Weak Infant population kill voltage Std. Dev	=	$\sigma_w$

- ✓ Choose  $V_{screen} \rightarrow V_{safe} \text{ 2 steps } < V_{kill}$ .
- ✓ Extrapolate to  $-6\sigma$  for  $V_{safe}$  based on incremental stress Gaussian of  $V_{kill}$ .
- ✓ After establishing kill Voltage, calculate Sigma ( $\sigma$ ).
- ✓ Get maximum allowed Safe Screen Voltage (DVS)
 
$$SSV = V_{kill} - 6 \text{ Sigma}$$
- ✓ If not able to establish Sigma, use 0.2 V as sigma
- ✓ Calculate Maximum DVS test voltage.
- ✓  $V_{safe}$  should kill defects but leave main population.
- ✓ Use Packaged units to do DVS test and Burn in.
- ✓ Correlate Log Normal Isb plots of DVS & BI.





## Package/Module Level Correlation Run:



### **Advantages of Safe Screen by SSV/DVS:**

- SSV/DVS can be implemented at CP or at FT
- No additional H/W required if existing boards, probe cards, ovens and testers are used.
- Useful for Production or shipment BI or PRMs.
- Reduces burden on pre-BI screen and SLT.
- ELFR defects of **up to 10-20%** can be achieved.
- Reduce BI duration on IM/ELFR **upto 1-2days BI**.
- Cost Savings: On wafers, packaging, ovens & testing on weak parts that can be screened out: @ **0.25-0.5M/yr**
- Faster feedback for process CIPs **by 8 to 10 weeks**.
- Faster Learning Cycles for yield & Quals: **@2months**