Proceedings Archive



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 6-9, 2016

Presentation / Copyright Notice

The presentations in this publication comprise the pre-workshop Proceedings of the 2016 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the 2016 BiTS Workshop. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop or the sponsors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop.



2

Proceedings Archive

BiTS Workshop 2016 Schedule Session 8 Solutions Day Jason Mroczkowski Session Chair Wednesday March 9 - 10:30 am **Cell-ebrating Test Too** "Modeling Socket Thermal Performance Inside a Burn-In Chamber" Jason Cullen – Plastronics Rob Caldwell - Delta V Instruments "Established the first WLCSP Testing at Tri-temp for RF and Non-RF Products" Edwin Valderama & Jin Sheng Tan -Intel Technologies "A Silicon Photonics Wafer Probing Test Cell" Roberto Aranzulla, Daniele Sala, Roberto Barbon - ST Microelectronics Giuseppe Astone, Maurizio Rigamonti, Massimo Galli - ST Microelectronics Jean Luc Jeanneau, Dario Adorni, Paul Mooney - Tokyo Electron Hubert Werkmann, Fabio Pizza - Advantest Europe GmbH Jose Moreira, Zhan Zhang - Advantest



Burn-in & Test Strategies Work

BiTS 2016

A Silicon Photonics Wafer Probing Test Cell

Massimo Galli¹, Maurizio Rigamonti¹, Giuseppe Astone¹, Roberto Barbon¹ Daniele Sala¹, Roberto Aranzulla¹, Paul Mooney², Dario Adorni², Jean Luc Jeanneau², Yasuhiro Osuga², Hidekazu Shibata², Jose Moreira³, Hubert Werkmann³, Zhan Zhang³, Fabio Pizza³ ¹ST Microelectronics, ²Tokyo Electron, ³Advantest



2016 BiTS Workshop March 6 - 9, 2016



Burn-in & Test Strategies Workshop

BiTS 2016

Presentation Outline

- Silicon Photonics
- Test Requirements
- Probing Challenges
- Volume Production Challenges
- Test Cell
- Software Requirements
- Conclusions



A Silicon Photonics Wafer Probing Test Cell

Cell-ebrating Test Too - Test Cell - 2 of 2

Silicon Photonics CMOS Line Process



- Silicon photonics design can now be manufactured using a standard CMOS line (except the laser).
- This opens silicon photonics to the same cost structure advantages that standard CMOS ICs have benefited.



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

BiTS 2016



Burn-in & Test Strategies Workshop

Session 8 Presentation 3

BiTS 2016

Cell-ebrating Test Too - Test Cell - 2 of 2

Connecting a Optical Fiber to the Silicon Die Optical Waveguide



Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Transmitter Side: Optical Coupler

1-D Grating Couplers

- Coupling a fiber to a waveguide is like trying to fill a water bottle with a fire hose, using a straw as connection (fiber core ~ $300 \ \mu m^2$, waveguide core section ~ $0.1 \ \mu m^2$).
- The grating coupler connects the fiber to the waveguide thanks to a taper that fits the width of the grating to the waveguide section area.



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

6

Cell-ebrating Test Too - Test Cell - 2 of 2

Transmitter Side: Optical Modulator

MZ Modulator

- Refractive index changes with the electric field applied into the semiconductors (free carrier plasma dispersion effect).
- Changing the electric field along a waveguide allows to introduce a phase shift between the paths in order to achieve the signal modulation:
 - 1. An opposite phase situation between the parallel paths (no signal on output).





Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Receiver Side: Optical Coupler

2-D Grating Couplers

• The bi-dimensional grating coupler is made of two overlapped monodimensional gratings rotated by 90 degrees with two waveguides that couple two orthogonal states of polarizations.



Burn-in & Test Strategies Workshop

BiTS 2016

Test Requirements and Challenges



Multiple laser sources are required.

The optical fibers in a fiber array need to be aligned to the grating coupler in the die.





A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Probing Challenges



- By separating the digital and photonics parts into two separate dies it is possible to take maximum advantage of each process.
- The digital die can be tested using a standard electrical wafer probing approach.
- Both dies are stacked using copper pillars.
- The challenge is testing the die electrical and photonics sides at the same time.

A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Session 8 Presentation 3

Cell-ebrating Test Too - Test Cell - 2 of 2





Burn-in & Test Strategies Workshop

BiTS 2016

Photonics Die Measurement Approaches





PICTURES FROM REFERENCE [4]

Although die level measurement approaches have been presented for photonics applications, they are mainly intended for lab characterization measurements and not volume production



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Session 8 Presentation 3

Cell-ebrating Test Too - Test Cell - 2 of 2

BiTS 2016



Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Volume Production Challenges

- The optical side requires the fiber array to be aligned with precision on top of the grating coupler.
- The alignment of the fiber array needs to be done as fast as possible to minimize test time.
- Probe card needs to use standard wafer prober autoloading.



A Silicon Photonics Wafer Probing Test Cell

14

Burn-in & Test Strategies Workshop

Session 8 Presentation 3

Cell-ebrating Test Too - Test Cell - 2 of 2

BiTS 2016



Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Wafer Probing Approach **FIBER ARRAY** POSITIONER WPI BOARD **MODIFIED POGO** TOWER WAFER PROBER WITH PROBE **CARD AUTO-LOADING** Instrument measurement module is not shown in this picture. ٠ Special hardware is required to align the fiber to the probecard and the ٠ wafer. A modified "half-moon" pogo tower was designed to keep the photonics ٠ probing area free for the fiber array positioner movement. A Silicon Photonics Wafer Probing Test Cell 16

Burn-in & Test Strategies Workshop

& Test Strategies Worksho

Session 8 **Presentation 3**

Cell-ebrating Test Too - Test Cell - 2 of 2

Bits 2016









A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 6-9, 2016

BiTS 2016



Test Cell

- The testcell includes a cart to lift the instrument module unit for prober maintenance.
- Because both the ATE system and the prober system are standard units, the test cell can be used for non silicon photonics applications if needed with a minimal effort.



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2



Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Software

- All laser sources and optical power meters in the instrument module are controlled via the ATE software using a GPIB interface.
- The ATE software also communicates with the wafer prober via a separate GPIB connection.
- Dedicated software is required for the fine alignment of the fiber array to the die.



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Conclusions

- To achieve a high failure coverage at a low cost for silicon photonics products it is critical to test at wafer level in a production worthy test cell that can be deployed in an OSAT environment.
- Silicon photonics requires a merger of traditional digital ATE testing with silicon photonics testing requirements.
- To keep costs low it is critical not only to reuse standard equipment as much as possible but also to avoid a fully customized and dedicated silicon photonics test cell.



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

References

- [1] Tom Baehr-Jones, Ran Ding, Ali Ayazi, Thierry Pinguet, Matt Streshinsky, Nick Harris, Jing Li, Li He, Mike Gould, Yi Zhang, Andy Eu-Jin Lim, Tsung-Yang Liow, Selin Hwee-Gee Teo, Guo-Qiang Lo, and Michael Hochberg, "A 25 Gb/s Silicon Photonics Platform", arXiv.
- [2] Wim Bogaerts, "Nanophotonics on Silicon-on-Insulator", IMEC 2006.
- [3] Lukas Chrostowski and Michael Hochberg, "Silicon Photonics Design: From Devices to Systems", Cambridge University Press 2015.
- [4] Charlie Lin, "Photonic Device Design Flow: From Mask layout to Device Measurement", Master of Science Thesis.
- [5] John E. Bowers, "Silicon Photonics Integrated Circuits", DesignCon 2016.



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop

Cell-ebrating Test Too - Test Cell - 2 of 2

Acknowledgements

- We would like to thank for their help in this project:
 - TF Goth from FoundPac
 - Jonathan Evans from Santec
 - Nikolai Fischer from ESMO
 - Daniel Lam, Martin Zoll and Peter Hirschmann from Advantest



A Silicon Photonics Wafer Probing Test Cell

Burn-in & Test Strategies Workshop