#### **Proceedings Archive**



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 6-9, 2016

# Presentation / Copyright Notice

The presentations in this publication comprise the pre-workshop Proceedings of the 2016 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the 2016 BiTS Workshop. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop or the sponsors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop.



2

## **Proceedings Archive**



## **Proceedings Archive**

#### Keynote Address – Abstract

We need to define test differently. It is easy to fall into the trap of considering test to mean "prove every part

But this thinking leads to ever increasing test

examined with a discussion on how much test is

affordable. What are the real-world limitations to test throughput? Are there "optimal" target values for test time and multisite count? What are the impacts of test on device yield? And how does the test process itself impact its own intrinsic yield? In addition to exploring these questions, do new requirements, such as nonelectrical test and 3D assembly, also change these

"answers"? Many thought provoking questions will be covered in this keynote, which will change how you think

shipped is good", and then one step further to "test must verify all the specs of the part to ensure it's a good part".

complexities and spiraling test costs. A better way to look at test is that the semiconductor manufacturing process builds defects and test is a sorting process to eliminate those defects from the shipped population. Test cost and test capital trends in the semiconductor industry will be



**Dale Ohmart** 

Bits Strategies Workshop

Burn-in & Test Strategies Workshop

about test!

## **Proceedings Archive**

#### Keynote Address – Biography



**Dale Ohmart** 

**Dale Ohmart** is currently a Distinguished Member of the Technical Staff at Texas Instruments, where he is focused on driving test manufacturing excellence throughout the company. He joined Texas Instruments after graduating from the University of Kansas in 1980 with his Bachelors of Science degree in Engineering Physics. He was awarded "Outstanding Senior in Physics and Astronomy" that same year and remains a proud "Kansas Jayhawk".

Throughout his career, Dale has contributed at Texas Instruments in a variety of positions from his first role as Product Engineer onwards. He was quickly promoted to Test Engineering Manager for the Microprocessors group in 1981 and has been involved in test within the organization ever since.

Dale has had many significant accomplishments during his tenure at Texas Instruments. He was instrumental in developing TI's current approach to managing test equipment productivity, he invented and holds the patent on TI's final test manufacturing process to ensure test quality, and he was the first to implement multisite testing on TI's high-pin-count digital signal processing (DSP) and micro-controller unit (MCU) products.



Chip Overtest Are ICs Tested too Much?

#### **BiTS 2016**

# Chip Overtest Are ICs tested too much?

## Dale Ohmart Texas Instruments



2016 BiTS Workshop March 6 - 9, 2016



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

March 6-9, 2016

Chip Overtest Are ICs Tested too Much?

## Table of Contents

- Industry Test Cost trends
- Manufacturing Test & Quality
- Understanding Test Cost
- Reducing Test Cost
- New Requirements and Test Cost



Chip Overtest: Are ICs tested too much?

Burn-in & Test Strategies Workshop

Chip Overtest Are ICs Tested too Much?

# **TEST COST TRENDS**



Chip Overtest: Are ICs tested too much?

3

Burn-in & Test Strategies Workshop

Chip Overtest Are ICs Tested too Much?

## **Industry Semiconductor and Test**



Source: Gartner, iSupply

- ATE (Tester) Capital % S/C Revenue flat around 1% for 5 years
- Test cell capital is about ½ ATE and ½ handling & infrastructure
- Test capital compared to FAB capital is increasing slowly over 5 years
  - Test contribution to total manufacturing cost is increasing
- Depreciation is about ½ of manufacturing test cost
- Total test cost is roughly 4% of S/C revenue
- Test capital is an increasing proportion of total capital spending to manufacture ICs
  - Is test cost as a percent of total manufacturing cost going up?

#### Handler/Prober Capital Contribution



#### Industry Test and FAB Capital and Ratio





Chip Overtest: Are ICs tested too much?

Burn-in & Test Strategies Workshop

**BiTS 2016** 

Chip Overtest Are ICs Tested too Much?



**Burn-in & Test Strategies Workshop** 

## **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

## **End Use Changes**

#### Bifurcation of Worldwide Semiconductor Revenue by Enduse Application from 2012–2017

End-use application	2012	2013	2014	2015	2016	2017	
Data processing	39.30%	39.50%	39.90%	39.40%	39.70%	39.50%	-
Communications	28.70%	29.10%	29.00%	29.50%	29.40%	29.50%	-
Consumer	14.30%	13.80%	13.20%	12.80%	12.00%	11.40%	
Industrial	8.30%	8.30%	8.60%	8.70%	9.10%	9.30%	
Automotive	8.20%	8.20%	8.20%	8.50%	8.80%	9.20%	
Military and civil aerospace	1.20%	1.20%	1.10%	1.10%	1.10%	1.10%	-
Total	100%	100%	100%	100%	100%	100%	

#### Market Realist @

Source: Gartner

- Industrial and Automotive growing
- Test Requirements are increasing
  - Multiple temperature insertions
  - BurnIn



Chip Overtest: Are ICs tested too much?

Burn-in & Test Strategies Workshop

Chip Overtest Are ICs Tested too Much?

## Trends Summary

- Test Cost % of Total Manufacturing cost is increasing
  - Higher equipment prices
    - ATE prices may have reached a bottom
    - Driven by demand for higher multisite
  - Automotive / Industrial driven test requirements
- Challenge to Test Professionals
  - Why is the test contribution to total IC cost increasing?
  - Is this increase acceptable?
  - How can test cost reduction be accelerated?
  - What is acceptable test cost?
  - Is more test the best way to achieve better quality?



Chip Overtest: Are ICs tested too much?

Chip Overtest Are ICs Tested too Much?

# MANUFACTURING TEST & QUALITY



Chip Overtest: Are ICs tested too much?

8

Burn-in & Test Strategies Workshop

#### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

## **Purpose of Manufacturing Test**

- IC Manufacturing is not Defect Free
  - Manufacturing Defects
    - Outliers, misprocess, damage, etc
    - Statistically "special causes"
  - Parametric Limits
    - Common Causes
- CHIP is *finished* when it reaches test!
  - Test generally does not add "manufacturing value"
    - Exception Trimming or Programming devices
  - Any test cost is difficult to justify
- Test is a 100% Inspection process
  - Intended to "inspect out" any REJECT units
- The statistics are not favorable for success

Inspection does not improve the quality, nor guarantee quality. <u>Inspection is too late</u>. The quality, good or bad, is already in the product. – Dr. W Edward Deming



Chip Overtest: Are ICs tested too much?

Keynote - Dale Ohmart

Reject Units

Chip Overtest Are ICs Tested too Much?

## **Test and Common Causes of REJECTS**



- No need to distinguish from a continuum



Four outcomes of 100% inspection

**Good Units Rejected (Yield Loss)** 

- Product and ATE both have common causes of variation
- Every tested parameter has measurement uncertainy
- If DUT performance is near the product spec limit, then sometimes the Pass/Fail result will be incorrect
- Result is these four outcomes of 100% inspection, including YIELD LOSS and REJECTS SHIPPED

Bits 500 Burn-in & Test Strategies Workshop

Chip Overtest: Are ICs tested too much?

Burn-in & Test Strategies Workshop

## **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

### **Test and Special Causes of REJECTS**

- Manufacturing defects are relatively easy to identify
  - Most units simply won't function
  - · Even if the unit functions, measurements will be far from spec limits
  - Problem of tester measurement variation of measurements very near spec limit will not happen
- Customer identified rejects are defects
  - If they are easy to identify, how do they escape to customers???



Where are the common cause customer returns?

Burn-in & Test Strategies Workshop

www.bitsworkshop.org

11

Chip Overtest Are ICs Tested too Much?

#### **BiTS 2016**



**Burn-in & Test Strategies Workshop** 

Chip Overtest Are ICs Tested too Much?

## **Common Cause Customer Returns?**

- Common cause "Reject Units Shipped"
  - Operate correctly
  - One or more parameters is close to P/F limit
  - Are not typically returned by customers
- Avoid the logic of
  - Sort out defective units EQUALS
  - Verify every unit is good EQUALS
  - Test every spec on every unit
- To Reduce
  - Reject Units shipped
  - Test cost
  - Test-introduced Yield loss



Chip Overtest: Are ICs tested too much?

13

Chip Overtest Are ICs Tested too Much?

## Manufacturing Test & Quality Summary

- Objective is sort out the defective units.
- Understand sources of variation
  - In the product being tested
  - In the test process.
- Using test to truncate distributions causes
  - Test-related scrap (Yield loss)
  - Some rejects to ship.
- Avoid the "test every spec" trap
- Manging test cost is a key requirement



Chip Overtest: Are ICs tested too much?

Chip Overtest Are ICs Tested too Much?

# UNDERSTANDING TEST COST



Chip Overtest: Are ICs tested too much?

15

Burn-in & Test Strategies Workshop

## **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

## **Understanding Cost of Ownership**

- Cost of Ownership
  - Investment drives cost
    - Facilities
    - Depreciation
    - Maintenance
  - Capital decisions critical
    - Equipment price
    - Equipment configuration
    - · Equipment reliability
    - · Facilities requirement
- COO per Test Site
  - Multisite improves COO
  - Factory flexibility
    - Configuration management
    - · Must consume the sites





Burn-in & Test Strategies Workshop www.bitsworkshop.org

Chip Overtest Are ICs Tested too Much?

## **Understanding MultiSite Test**



**Burn-in & Test Strategies Workshop** 

#### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

## Understanding PPH



**Burn-in & Test Strategies Workshop** 

### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?



**Burn-in & Test Strategies Workshop** 

#### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?



**Burn-in & Test Strategies Workshop** 

日本・

Marking:

Marking

Line by: (None)

Color by:

(Column Na...

Avg(TTEFF

Avg(LotTT)

#### **Bits 2016**

Chip Overtest Are ICs Tested too Much?

8.00

7.00

6.00

5.00

4.00

3.00

2.00

1.00

10000 <

## **Understanding OEE Impact**

Test Time vs Lot Size

8.60

7.50

6.30

5.20

4.00

2.90

1.70

0.60

x ≤ 2000-

< x ≤ 3000

< x ≤ 4000 < x ≤ 5000

#### **OEE Model** .

- Lot Test Time (LotTT) = TT/unit \* Units
  - Will be approximately steady, longer TT/unit generally • correlates to smaller lot size
- **OEE=** LotTT/AllTime
  - AllTime = LotTT + Overhead
  - OEE = LotTT/(LotTT+Overhead) ٠
  - OEE Approaches 0 as TT approaches 0
- **Operational impact example**





21

## **Test Time and OEE Impact**

- HandlerLimitPPH to
   PPH\_NU Gap
  - Operational
    - Handler stops
    - Between Lots
- OEE and TT impact similar
- Resource decisions
  - TTR
    - Product-by-product
    - Test Solution change/release
  - Operational Improvement
    - Factory-wide impact
    - Lower change overhead
- Find the most bang for the buck!





**Burn-in & Test Strategies Workshop** 

#### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?



- Yield stability
- DUT Interface design
  - Reliability
  - Maintainability



•

Chip Overtest: Are ICs tested too much?

23

**Burn-in & Test Strategies Workshop** 

#### Chip Overtest Are ICs Tested too Much?

#### **BiTS 2016**

## **Test Cost Summary**

- Only two controlling variables
  - -COO
  - PPH
- PPH is equally controlled by
  - TTeff (Test time per unit)
  - Handler cycle time (Index or other limiters)
  - OEE (Utilization)
    - OEE can be a function of test solution design
- Diminishing returns
  - TTeff @ about 1 sec 2 sec
  - Multisite when TTeff approaches limit



Chip Overtest: Are ICs tested too much?

24

Chip Overtest Are ICs Tested too Much?

# **REDUCING TEST COST**



Chip Overtest: Are ICs tested too much?

25

Burn-in & Test Strategies Workshop

Chip Overtest Are ICs Tested too Much?

## **Approaches to Test Cost Reduction**

- COO Reduction
  - Depreciation Price matters
  - Pay/Benefits Reliability, Automation
  - Maintenance Reliability
  - Facilities Equipment complexity matters (footprint, energy load)
  - Test Hardware
- Test Time Reduction
  - Higher Multisite Today's "magic bullet" from ATE suppliers
  - Tester overhead Value Added Theoretical Test Time (VAThTT)
  - Less test Fewer insertions, less test/insertion
- Handling Cycle Time Reduction
  - Separate test from sort Another "magic bullet" for handling limits
  - Faster handler Super fast turret handlers
- OEE Improvement
  - Target rich environment

Suppliers concentrate on selling these Where is the effort on the other variables? Could it be: These don't sell new equipment?

#### monthly Trend for JAN2016 - FEB2016

	Dates								
	JAN2016	FEB2016							
OEE	<u>39.40</u>	<u>37.48</u>							
<u>OEE (P)</u>	<u>36.71</u>	<u>35.56</u>							
<u>OEE (R)</u>	<u>2.69</u>	<u>1.92</u>							
OEU	<u>51.77</u>	<u>57.23</u>							
Idle Tester Count	<u>4.94</u>	<u>5.48</u>							
DT DETAILS									
No Material	<u>2.91</u>	11.87							
Non-Usage	14.67	10.42							
No Operator	<u>3.79</u>	<u>7.48</u>							
Handler Prober Empty	<u>6.66</u>	<u>5.36</u>							
Index Time	<u>4.35</u>	<u>3.62</u>							
Handler Prober Jam	<u>3.41</u>	<u>3.09</u>							
Handler Prober Soak	<u>2.71</u>	<u>2.12</u>							
Tester Waiting	<u>2.41</u>	<u>2.00</u>							
Device Setup	<u>1.87</u>	<u>1.64</u>							
Handler Prober Stopped	<u>1.99</u>	<u>1.63</u>							
Handler Prober_Unloading	<u>1.68</u>	<u>1.53</u>							
Program Load	<u>1.64</u>	<u>1.49</u>							
Handler Prober Output Full	<u>1.27</u>	<u>1.06</u>							
<u>WaitForUnits</u>	<u>1.05</u>	<u>0.98</u>							
SPC Rules Stop	<u>1.31</u>	<u>0.88</u>							
Handler Prober Door Open	<u>0.83</u>	<u>0.71</u>							
Handler Prober_Loading	<u>0.77</u>	<u>0.66</u>							
Handler Prober Guard Band	<u>0.67</u>	<u>0.58</u>							
Handler Prober OK	<u>0.63</u>	<u>0.54</u>							
Handler Prober Input Empty	<u>0.54</u>	<u>0.43</u>							
Waiting On Support	<u>0.39</u>	<u>0.43</u>							
Comm Time	<u>0.41</u>	<u>0.36</u>							
Production New Lot	<u>0.41</u>	<u>0.34</u>							
Temperature Stabilization	0.28	0.30							



Chip Overtest: Are ICs tested too much?

Chip Overtest Are ICs Tested too Much?

## **BiTS 2016**

## **Evaluating the "Magic Bullets"**

- Strip test / High multisite
  - Pros
    - High multisite support
    - High throughput at low TTeff
  - Cons
    - More expensive testers
    - · Sort burden is shifted
      - Cost
      - Throughput
      - Quality
    - Final Test is not "Final"
- Turret
  - Pros
    - High throughput capability

       With OneSetup rules in place
    - Integrate Test and PostTest
    - Single-site
  - Cons
    - Small packages
    - <200ms test time</li>
- Both are specialized
  - Benefits are at low TTeff





Chip Overtest: Are ICs tested too much?

Burn-in & Test Strategies Workshop

Chip Overtest Are ICs Tested too Much?

## TTR Approaches vs Cost, Yield and Quality

	Higher Multisite	Tester Overhead Reduction	Less Test	OEE Improvement
Depreciation – Price matters				
Pay/Benefits – Reliability, Automation				
Maintenance – Reliability				
Facilities – Equipment complexity matters (footprint, energy load)				
Test Hardware				
Higher Multisite – Today's "magic bullet" from ATE suppliers				
Tester overhead – Value Added Theoretical Test Time (VAThTT)				
Less test – Fewer insertions, less test/insertion				
Separate test from sort – Another "magic bullet" for handling limits				
Faster handler – Super fast turret handlers				
OEE Improvement - Target rich environment				
Quality				
Yield				

- Multisite drives other cost and quality metrics wrong way
  - It may make sense in some cases, but evaluation is a MUST!
  - TI has actual cases where doubling multisite reduces PPH
- Less test drives cost and quality metrics right way
  - Is this a surprise?



Chip Overtest: Are ICs tested too much?

## Conclusions

- Test Cost is not improving fast enough
  - Test % total IC manufacturing cost is growing
- Test is not achieving the quality objective
  - Customers still receive rejects
  - Some are observable, some are not
  - Still rejecting GOOD units
- Optimal test time
  - Traditional equipment about 1 sec TTeff
  - Turret and Strip about 100ms Tteff
- Optimal multisite depends on impact to other cost drivers
  - Must be determined for every case
  - Many variables
- ICs are overtested, yet the test process is incorrect
  - Spending too much
  - Losing yield
  - Still shipping rejects, getting customer returns



Chip Overtest: Are ICs tested too much?

29

Chip Overtest Are ICs Tested too Much?

## **Improvement Thoughts**

- Less emaphasis on parametrics
  - Focus on identifying manfacturing defects
  - Simpler, less expensive equipment
- Less complex DUT Interfaces
  - Stop building testers on the DIB Board
- More focus on OEE
  - Better development/manufacturing collaboration



Chip Overtest: Are ICs tested too much?

Chip Overtest Are ICs Tested too Much?

# NEW REQUIREMENTS AND TEST COST



Chip Overtest: Are ICs tested too much?

31

Burn-in & Test Strategies Workshop

Chip Overtest Are ICs Tested too Much?

## **BiTS 2016**

## **A Few New Requirement Examples**

- Extreme electrical performance
  - Very high pin count
    - COO increase
    - PPH impact
  - Very high voltage
    - Specialized setup
    - OEE / PPH impact
    - COO / Loading challenge
  - Very high power
    - COO increase



Chip Overtest: Are ICs tested too much?



32

### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

## **A Few New Requirement Examples**

PPH vs TT vs MCM

- MultiChip solutions
  - -MCM
    - PPH impact
    - Yield
  - 2.5D/3D
    - More chips more yield impact
    - Additional insertions!

2.5D: Side-by-side die stacked on a

ser: Mix of side-by-side and

- Subassemblies
- Partial stacks





Burn-in & Test Strategies Workshop

#### **BiTS 2016**

Chip Overtest Are ICs Tested too Much?

## **A Few New Requirement Examples**

- Other than electrical
  - Sensors
  - MEMs
  - Magnetics
  - Optical
- Challenges
  - Handling
  - Stimulus
  - Measurement
- Potential cost impact
  - Specialized equipment
    - Cost, Flexibility (ie, OEE/PPH)

Yield



Chip Overtest: Are ICs tested too much?