

INAUGURAL

BiTS



Workshop **上海** Shanghai

October 21, 2015

Archive - Session 2

© 2015 BiTS Workshop – Image: Zhu Difeng/Dollar Photo Club

With Thanks to Our Sponsors!


Premier



Honored



Distinguished



Publication Sponsor



Presentation / Copyright Notice

The presentations in this publication comprise the pre-workshop Proceedings of the BiTS Workshop Shanghai. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the BiTS Workshop Shanghai. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop Shanghai. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop or the sponsors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop Shanghai.

Session 2

Frank Zhou
Session Chair

BiTS Shanghai

East Meets West

"WLP Probing Technology Opportunity and Challenge"

Clark Liu - PowerTech Technology Inc.

"Pushing the Envelope in DFM (Design for Manufacturing) for 0.2mm Pitch WLCSP Socket"

Colin Koh - Test Tooling Solutions Group

"Signal Integrity & Impacts by Connector Structures"

Jiachun (Frank) Zhou - Smiths Connectors

"LPDDR4 Signal & Power Performance Optimization By Hardware"

Yuanjun Shi - TwinSolution Technology

LPDDR4 Signal & Power Performance Optimization By Hardware

Yuanjun Shi / Twinsolution R&D
Xiao Yao / Hisilicon Test Solution R&D



2015 BiTS Workshop
Shanghai
October 21, 2015




BiTS Shanghai 2015

Contents

- DDR4 JEDEC Standard
- LPDDR4 PCB Channel & Socket SI Simulation
- LPDDR4 PCB and Socket Power Integrity Simulation
- Summary

BiTS Shanghai 2015

DDR4 JEDEC Standard



Partial Enlarge Map of DDR

| | | | | | | | | | | |
|---|-----|------|------------------|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| A | DNJ | VSS | VDD1 | CA4 _a | VDDQ | ZQ1 _a | VDDQ | DQ15 _a | VDD2 | DQ13 _a |
| B | VSS | VDD2 | CA3 _a | VSS | CA5 _a | VSS | ZQ0 _a | VSS | DQ14 _a | VSS |

This case only study one group signal pin across all four group signal pins, and only include DQ pin.

| Symbol | Type | Description |
|---|--------|--|
| CK_t_A, CK_c_A, CK_t_B, CK_c_B | Input | Clock |
| CA[5:0]_A CA[5:0]_B | Input | Command/Address Inputs |
| DQ[15:0]_A, DQ[15:0]_B | I/O | Data Input/Output: Bi-direction data bus. |
| DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B | I/O | Data Strobe |
| VDDQ, VDD1, VDD2 | Supply | Power Supplies |
| VSS, VSSQ | GND | GND |

DDR4 JEDEC Standard

Clock Jitter Specification


Table 88 — Clock AC Timings

| Parameter | Symbol | LPDDR4-1600 | | LPDDR4-2400 | | LPDDR4-3200 | | LPDDR4-4266 | | Units | Notes |
|---------------------|-----------|-------------|-----|-------------|-----|-------------|-----|-------------|-----|-------|-------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Clock Timing | | | | | | | | | | | |
| Clock period jitter | tJIT(per) | -70 | 70 | -50 | 50 | -40 | 40 | - | TBD | ps | |

Eye Diagram Specification

| Parameter | Symbol | 1600/1867 ^A | | 2133/2400 | | 3200 | | 4266 | | Unit | NOTE |
|-------------|---|------------------------|------|-----------|------|------|------|------|------|------|---------|
| | | min | max | min | max | min | max | min | max | | |
| VdIVW_total | Rx Mask voltage - p-p total | - | 140 | - | 140 | - | 140 | - | 120 | mV | 1,2,3,5 |
| TdIVW_total | Rx timing window total (At VdIVW voltage levels) | - | 0.22 | - | 0.22 | - | 0.25 | - | 0.25 | UI* | 1,2,4,5 |

Eye diagrams are a very successful way of quickly and intuitively assessing the quality of a digital signal, for example Overlaying of bit and noise level. So Eye diagrams is a very important tools to analysis signal integrity of high speed interconnectors. On other hand we also can utilize the Eye diagram to minimize the delaying of bit as well as the transmission performance of system.




BiTS Shanghai 2015

LPDDR4 PCB Channel & Socket SI Simulation


- PCB routing optimization
- Single Bit Performance
- S-Parameter Comparison Across Different Socket Structure
- Eyediagm analysis across different socket structure

BiTS Shanghai 2015


PCB Routing Optimization



1W (1 Time/1倍线宽)



3W (3 Times/3倍线宽)




CPW (Coplanar waveguide/共面波导)

BiTS Shanghai 2015

Cross Talk Simulation Circuitry




Pulse Drive Signal



Drive a pulse from active line, and using the voltage measurement probe to check the far end cross talk, and compare with different design.


PCB Cross Talk





BiTS Shanghai 2015

Single Bit Simulation Circuitry

Pulse Drive





Measurement



BiTS Shanghai 2015


Socket Structure

Short Pin Long Pin



Insulation Material

Hybrid Socket




Signal Power

Insulation Material


Coaxial Shielding




Socket S-Parameters



Socket S-Parameters




Socket S-Parameters



BiTS Shanghai 2015


Eye Diagram Loop




BiTS Shanghai 2015

Eye diagram Compare


Short Pin




Long Pin



Hybrid Pin



Shield



Eye diagram Summary

| <u>Structure</u> | <u>Jitter</u> | <u>VdiVW mV</u> |
|------------------|---------------|-----------------|
| Short Pin | 0.038 | 247 |
| Long Pin | 0.112 | 7.5 |
| Hybrid | 0.069 | 129 |
| Coaxial | 0.031 | 298 |
| Shielding | 0.117 | 7.9 |

Jitter Spec: 0.04

TdivW: 79ps

VdiVW: 140mV

High volume manufacturing sensitivity analysis





Channel Parameters

Variation


| | |
|---------------------------|------------|
| Tx driver impedance (ohm) | 34 +/- 10% |
| On-die-termination (ohm) | 60 +/- 20% |
| DRAM Ci (pF) | 2 +/- 10% |
| PCB trace impedance (ohm) | 55 +/- 15% |
| Socket Impedance(ohm) | 50+/-5% |

High volume manufacturing sensitivity analysis

Taguchi DOE/田中实验



Simulation Vs Measurement Correlation





Socket Build Base on Pin Map

BiTS Shanghai 2015

Simulation Vs Measurement Correlation

Pulse Configuration A →



← Pulse Configuration B


BiTS Shanghai 2015

LPDDR4 PI Simulations


- PI Basic
- PCB Impedance
- Socket Power Impedance Vs System Impedance
- Impedance Optimization

BiTS Shanghai 2015


Power Integrity



Jitter caused by SSN for I/O




PCB Power Impedance



BiTS Shanghai 2015

Socket Power Impedance

Target Impedance : 100mohm@100MHz




Long pin and short pin has significant difference in terms of power impedance if only measure socket only.

BiTS Shanghai 2015


PCB + Socket + Package Impedance

Target Impedance : 100mohm @ 100MHz



Before

1. Increase the power plane width, and short the distribution length.
2. Optimize the pin length and diameter.
3. Although socket is not the main factor for the power impedance, however an optimized socket design and contactor selection also help the power impedance certain.





After optimized

BiTS Shanghai 2015


IR Drop

Target Drop : <50mV





BiTS Shanghai 2015

Power Transient




Power Impedance Vs Shmoo Measurement



1. SHMOO shows the controller fail curve is quite close to the power impedance simulation data.
2. The resonance frequency for simulation and measurement is also close.

Future Work



Summary

- Discussion one method to study whether the hardware can meet the LPDDR4 specification.
- Discussion one method to identify the main factor for the whole SI chain.
- Optimize the socket and pin layout to meet the power impedance performance.
- Utilize Shmoo to correlate the power impedance data.