

Burn-in & Test Strategies Workshop

www.bitsworkshop.org

October 21, 2015

Proceedings



Burn-in & Test Strategies Workshop

Presentation / Copyright Notice

The presentations in this publication comprise the pre-workshop Proceedings of the BiTS Workshop Shanghai. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the BiTS Workshop Shanghai. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop Shanghai. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop or the sponsors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop Shanghai.



Proceedings



Signal Integrity & Impacts by Connector Structures

Dr. Jiachun Zhou (Frank), Dexian Liu Prof. Ling Sun Smiths Connectors, Nantong University



2015 BiTS Workshop Shanghai October 21, 2015



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

October 21, 2015

East Meets West

BiTS Shanghai 2015

Contents

- Why Signal Integrity?
- Signal Integrity Basics
- Signal Integrity Characteristics
- Connector's Structures & Signal Integrity
- Summary




Signal Integrity & Impacts by Connector Structures

Burn-in & Test Strategies Workshop


East Meets West

Why Signal Integrity (SI)?

• Digital world moves to higher frequency.



 Interconnect subsystems impact signal propagation significantly due to materials properties and mechanical structures.



Burn-in & Test Strategies Workshop

East Meets West

What is Signal Integrity?

 Signal integrity refers to all the problems that arise in high-speed products due to the interconnects.
from Eric Bogatin in "Signal Integrity"

- Signal integrity is a set of measures to evaluate the quality of the electrical signal.
- Some of the main issues about SI are signal loss, ringing, crosstalk, ground bounce and power supply noise.



Signal Integrity & Impacts by Connector Structures

Burn-in & Test Strategies Workshop

East Meets West

Signal Integrity Basics

• Resistance at DC


$$\mathbf{R} = \frac{V}{I} \qquad \mathbf{R} = \frac{\rho l}{A}$$

• Impedance at AC

 $Z = \frac{V}{I}$

Characteristic Impedance

$$\mathbf{Z}\boldsymbol{o} = \sqrt{\frac{L}{C}}$$



A= conductor cross section area

 ρ = material bulk resistivity

I = conductor length

L = inductanceC = capacitance



Signal Integrity & Impacts by Connector Structures


Burn-in & Test Strategies Workshop

East Meets West

SI Characteristics-1

Signal has losses when going through connector

- Insertion Loss: signal power loss resulting from the insertion of a device in a transmission line
- Return Loss: power loss in the signal returned or reflected by a discontinuity in a transmission line
- Bandwidth: the signal frequency transmitted without significant loss (or at allowable insertion loss)



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

6

East Meets West

BiTS Shanghai 2015

SI Characteristics-2

Cross Talk

Induced noise to "b" line by the signal in "a"

Vnoise = M dl/dt


M: Mutual inductance of 2 wires

• Rise Time

 The time required for a pulse to rise from 10% to 90% of its steady value

• Single ended & differentials

- Single ended: measured between the signal ad return path
- Differentials: measured between the two signal lines in a different pair







Signal Integrity & Impacts by Connector Structures

7

Burn-in & Test Strategies Workshop






East Meets West

SI Measurements Set Up

- SI measurement set up includes:
 - Vector Network Analyzer
 - Connector fixture with different patterns




Burn-in & Test Strategies Workshop

East Meets West

SI Measurements Method

- Measure IL, RL and Smith Chart
- Use equivalent circuit & ADS software to simulate IL, RL and calculate L, C





Burn-in & Test Strategies Workshop

East Meets West

SI Simulation

- Several software, e.g. HFSS, used in SI simulation
- Physical model following signal/ground pin pattern
- Connector geometry may be simplified by removing complex features, such as spring
- Simulation results include IL, RL, Zo, Rise time etc.







Signal Integrity & Impacts by Connector Structures


Burn-in & Test Strategies Workshop

East Meets West

BiTS Shanghai 2015

Connector Structures

- Connect basic structures affecting SI
 - Connector length, L, from signal entrance to exit
 - Connector diameter
 - Connector housing material & structures
 - Connector layout pattern



Burn-in & Test Strategies Workshop


www.bitsworkshop.org

11

East Meets West

SI Performance: Pin Length

- Method: use RF measurements of over 100 different pins from various pin makers to do statistics analysis
- Results: BW @ -1dB increases after pin length < 3mm




Burn-in & Test Strategies Workshop

East Meets West

SI Performance: Pin Diameter

- Pin 1: larger diameter has less Inductance •
- Pin 2: smaller diameter has higher Inductance •




Inductance vs. Diameter vs. Frequency

Burn-in & Test Strategies Workshop

East Meets West

SI Performance: Pin Diameter

- Pin 1: larger diameter has low Bandwidth
- Pin 2: smaller diameter has high Bandwidth (or less signal loss)




Burn-in & Test Strategies Workshop

East Meets West

SI Performance: Pitch

- Smaller pitch (same pin): has lower Inductance
- Larger pitch (same pin): has higher Inductance



Inductance vs. Pitch vs. Frequency

Burn-in & Test Strategies Workshop


www.bitsworkshop.org

15

East Meets West

SI Performance: Pitch

- Smaller pitch (same pin): has lower Bandwidth;
- Larger pitch (same pin): has higher Bandwidth.




Burn-in & Test Strategies Workshop

East Meets West

SI Performance: Edge vs. Field

- Pin at edge: has higher Inductance
- Pin at field: has lower Inductance




Inductance vs. Pin location vs. Frequency

Burn-in & Test Strategies Workshop

East Meets West

SI Performance: Edge vs. Field

- Pin at edge: has higher Bandwidth •
- Pin at field: has lower Bandwidth ullet



BW vs. Pin Location vs. Frequency

5

Burn-in & Test Strategies Workshop


www.bitsworkshop.org

Edge_BW Field_BW

East Meets West

SI Performance: Socket Material

• Socket materials: has little impacts on Inductance



Burn-in & Test Strategies Workshop


www.bitsworkshop.org

19

East Meets West

SI Performance: Socket Material

• Socket materials: has greater impacts on Bandwidth



Burn-in & Test Strategies Workshop


East Meets West

SI Performance: Coaxial Structure

 Principle: Impedance is correlated to signal pin diameter and grounded body following formula:

$$Zo = \frac{138}{\sqrt{\varepsilon_r}} \log_{10} \frac{D}{d}$$

 ϵ_r : Relative dielectric constant of insulator in Cu & connector Application: impendence controlled structure to be 50 Ω , bandwidth >15GHz (using optimal structure)





 \bullet

Burn-in & Test Strategies Workshop

East Meets West

Summary

Two methods to learn connector signal integrity

- Use VNA & test fixture to measure IL, RL, BW, etc.
- Use HFSS or other software to simulate

Connector SI is mostly affected by its structures

- Length, shorter pin with better SI
- Diameter, small diameter with higher BW but larger L
- Location, edge pin has better SI (most high frequency signal pins at edge)
- House material, low dielectric constant has better SI
- Coaxial structure, control the impedance for better SI

Optimal connector design needs to consider both SI, mechanical behavior, manufacturing feasibility



Signal Integrity & Impacts by Connector Structures