Proceedings Archive



Proceedings Archive

Copyright Notice

The presentation(s)/paper(s) in this publication comprise the Proceedings of the 2015 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2015 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2015 BiTS Workshop. The inclusion of the presentations/papers in this publication does not constitute an endorsement by BiTS Workshop or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop. All rights reserved.



Proceedings



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

With Thanks to Our Sponsors! Premier smiths connectors Honored **Emeritus** tts QUALITY INTERCONNECTION EXPERTS From Sensata Technologies **TwinSolution** innovate . collaborate . deliver Distinguished Networking R&D Feldman Altanova FNGINFFRING



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

2

Proceedings

With Thanks to Our Sponsors!

Thumb drives & Lanyards

<u>Notebooks</u>

Keycards



Publication Sponsor





Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

... and Industry Partners







Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

BiTS Workshop Committee

<u>General Chair</u> Ira Feldman Feldman Engineering Corp.

Registration Paul Boyce, Chair Advantage Specialist

Susan Kinne BiTS Registration Office

<u>Marketing</u> John Hartstein, Chair Sensata

Debbora Ahlgren Feldman Engineering Corp.

BiTS EXPO Owen Prillaman, Chair TechConnect Sales and Distribution Inc.



Program Mike Noel, Chair Freescale Semiconductor

> Rafiq Hussain Consultant

Morten Jensen Intel

Ashok Kabadi Intel

Marc Mössinger Advantest

Ila Pal Ironwood Electronics

Frederick Taber Taber Consulting

Valts Treibergs Multitest - Xcerra Corp.

BiTS Overview

Welcome to the BiTS Workshop!

- <u>Burn-in and Test Strategies Workshop</u>
 - A scope that incorporates next-generation solutions to burn-in and test while also providing vital, current information on traditional technologies

What's NOW & NEXT in Burn-in and Test of Packaged ICs

- The World's Premier Forum For The Latest Information About Burnin & Test of Packaged IC's
- Extensive & Diverse Technical Program
- The Latest Products & Services at BiTS EXPO
- Many Networking Opportunities

Feedback & Suggestions are Encouraged

Informal and Casual Throughout All Sessions & Activities







Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

Learn ...

Podium Sessions

• 8 Sessions Across 2¹/₂ Days; 29 Practical & Useful Presentations

Poster Session

4-5 Posters

Renowned Speakers

- Keynote Address
- Distinguished Speaker

Market Reports

• Information about the Test & Socket Markets

BiTS Tutorial

• Learn From An Industry Expert & Build Your Leading Edge Skills





... Explore ...

BITS EXPO

- 46 Companies Are Exhibiting
- Exhibits Area is Open
 - Monday 6:00 9:00 pm
 - Tuesday 3:30 6:30 pm



... Share

Meet and Chat With Someone You Don't Know!

- Many Opportunities to Network, Share & Discuss Ideas
 - 3 Breakfasts, 2 Lunches, 3 Receptions, 3 Dinners
- Morning and Afternoon Breaks
 - Poster Session During Monday Afternoon
- St. Patrick's Day Social Event
 - Excellent food and drink inspired by the holiday
 - Try your luck in the BiTS Casino!



BiTS Workshop 2015 Schedule

Tutorial Day


Sunday March 15, 2015

Noon	Tutorial – How to Make a High Frequency Transparent Socket Heidi Barnes - Keysight Technologies	Pueblo Ballroom
6:30 pm	Welcome Reception	Kiva Foyer & Patio
7:30 pm	Dinner	Kiva Ballroom
8:30 pm	Distinguished Speaker – Small Form Factor Package Trends to 2020 Brandon Prior - Prismark Partners	Kiva Ballroom
9:30 pm	Adjourn	



Proceedings

Tutorial – Abstract & Biography



Ms. Heidi Barnes is a Senior Application Engineer for High Speed Digital applications in the **EEsof EDA Group of Keysight** Technologies, a spin-off of Agilent Technologies. Past experience includes over 6 years in signal integrity for ATE test fixtures for Verigy, an Advantest Group, and 6 years in **RF/Microwave microcircuit** packaging for Agilent Technologies. She rejoined Agilent Technologies in 2012, and holds a Bachelor of Science degree in electrical engineering from the California Institute of Technology.



The ideal transparent socket would make us millions if we could actually find it, but in the real world we cannot simply time travel between two points and ignore what is in the middle. At DC the focus is on the contact resistance, but at the high frequencies of multi-gigabit interconnects one can be plagued by additional dielectric loss, reflections, and complicated multi-mode resonances. This means that if your socket is not working as required at 8, 16, 28 or 40 Gbps then that classic voltmeter sitting on the test bench is not going to do the job. Signal Integrity expert, Dr. Eric Bogatin, emphasizes that a good engineering practice is to always have models or simulations to predict the outcome of a measurement. Often there is a large void between the too simple V=IR calculation and the too complicated full 3D-EM simulation with Maxwell's equations. Engineers confronted with

these two options will typically do nothing on the simulation side and then just point to the data sheet.

A better option is to explore the power of simple transmission line theory and network analysis with scattering parameters (S-Parameters). Simple deconstructed transmission line models can be used in simulations to quickly evaluate the impact of resistance, dielectric loss, reflections, and even resonances. The results of the simulations provide valuable insights into how transparent a socket is for your application. Using hands-on computer labs with both frequency domain and time domain simulations attendees at the workshop will be able to test out their ability to debug a failed test socket measurement and get a socket design that is transparent for an 8.4 Gbps PCle application example. These simple deconstructed transmission line models also improve the effectiveness of full 3D-EM simulations. Knowing what to expect from the EM simulation insures better setup of the stimulus ports, and effective use of simplification trade-offs.

Another way to make a transparent socket is to mathematically remove its effects from the measurement. This can be a simple calibration of removing a static IR drop at DC, but at high frequencies one must calibrate out both the "attenuation" drop and the interaction of reflected signals. To make things even more complicated, one must also keep track of the phase relationship between the current and voltages at high frequencies. Simple transmission line theory and network analysis scattering parameters (S-parameters) do just that, and with a bit of matrix math they can remove the effects of the socket fixture from a measurement. The signal integrity world calls this fixture de-embedding. Using hands-on computer labs and actual test equipment hardware attendees will learn how to measure socket fixture S-parameters using a two-tier Short/Open/Load/Through (SOLT) with 2-port probing or 1-port open calibration techniques. The socket fixture S-parameters can then be used in the time domain to remove the effects of the socket fixture from the measurement making the socket transparent. This sounds too good to be true, and so again one can turn to simulation to see where it can go wrong and get a practical understanding of how and when to implement fixture de-embedding.

The goal of this half-day tutorial is to give the attendees a toolbox of both simulation and measurement signal integrity techniques for characterizing a socket and ways to make it transparent for high frequency multi-gigabit applications.

12

Proceedings

Distinguished Speaker – Abstract & Biography



Mr. Brandon Prior is a Senior Consultant at Prismark Partners. He joined Prismark in 1996 and is the author of their Semiconductor and Packaging Report.In his role at Prismark, he provides market and competitive analyses within semiconductor packaging and interconnects. Mr. Prior will share an overview of the global packaging market. His presentation will focus on the impact and growth of small form factor packages such as multi-row QFN, WLCSP, Fan-Out WLCSP and MIS BGA on the electronics industry infrastructure. Teardowns of products from early adopters such as Apple, Samsung, Huawei, and Xiaomi will be used to highlight how fast this change is occurring.



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

BiTS Workshop 2015 Schedule

Frontiers Day

Monday March 16, 2015

8:00 am	Opening Remarks – Ira Feldman General Chair	Kiva Ballroom
9:00 am	Keynote Address – Making Sense of the Internet of Tomorrow Joe Bruen - Freescale Semiconductor	Kiva Ballroom
10:00 am	Break & Networking	Kiva Foyer & Patio
10:30 am	Session 1 – Putting MEMS to the Test <i>Testing MEMS Devices</i>	Kiva Ballroom
12:30 pm	Lunch	Kiva Foyer & Patio



BiTS Workshop 2015 Schedule

Frontiers Day

Monday March 16, 2015

1:30 pm	Session 2 – Spanning the Socket Rainbow <i>Test Socket Applications</i>	Kiva Ballroom
3:30 pm	Poster Session	Kiva Ballroom
4:30 pm	Session 3 – Wafer Level Pots of Gold Wafer Level Chip Scale Packaging (WLCSP)	Kiva Ballroom
6:00 pm	BiTS EXPO & Reception	Atrium
9:00 pm	Adjourn	



Technical Program

Title	Session	Title
Tutorial How to Make a High Frequency Transparent Socket	1	Putting MEMS to the Test Testing MEMS Devices
Heidi Barnes, Keysight Technologies Distinguished Speaker	2	Spanning the Socket Rainbow Test Socket Applications
Small Form Factor Package Trends to 2020 Brandon Prior, Prismark Partners	3	Wafer Level Pots of Gold Wafer Level Chip Scale Packaging (WLCSP)
Opening Remarks Ira Feldman, General Chair	4	Material Magic Materials and Fabrication Processes
Keynote AddressMaking Sense of the Internet of TomorrowJoe Bruen, Freescale Semiconductor	5	Handle With Care Test Cell Integration
Closing & Awards Ira Feldman, General Chair	6	Lord of the Dance Simulation & Performance
	7	All That Glitters Is Or Is Not Gold & Do You Believe in Leprechauns? Contact Technology & Marketplace
	8	Looking For That Four Leaf Clover Test Cell Integration
	Poster	Poster Session



Proceedings

BiTS Awards

- Best Presentation
- Best Poster
- Best Data Presented
- Most Inspirational Presentation
- Best Presentation, Tutorial in Nature
- Attendee Choice
- ... and ...



BiTS "Special" Award

For the Least Concealed Sales Pitch





"Semi-retired" but always available...



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

bitsworkshop.org

Your Complete Source For Information About BiTS

Current Workshop

- Call For Papers
- EXPO & Sponsorships
- Advance/Final Program
- Registration Information & Forms; Register On-line
- Author Information
- Hotel Information/Travel

Features

- Committee Members
- Contact BiTS Add to Mailing List & Inquiries
- Links to Other Websites
- 'Press' About BiTS
- Archive of past BiTS
- Search BiTS Feature

Plus Premium Archive...



Proceedings

BiTS Premium Archive


- Multimedia
 - Audio with synchronized slides & pointer
 - BiTS 2013 & BiTS 2014
 - BiTS 2015 posted shortly after BiTS
- Additional content
 - Tutorials
- Subscription Model
 - BiTS 2015 Professional Attendees Subscription for One Year
 - Subscriber Nominal Fee
 - Applied to BiTS 2016 Registration

bitsworkshop.org/premium



Proceedings

Bits Expo



Abrel Products, Ltd.		Kita USA, Inc.	A18
Aehr Test Systems		Leeno Industrial, Inc.	A21
Aries Electronics, Inc.		Materion Brush Performance Alloys	A49
Astronics Test Systems	A19	Micro Contact Solution	A 8
CCT Plastics	A24	Micro Control Company	A 5
Chip Scale Review	A7	MJC Electronics Corp.	A39
CMR Summit Technologies	A 9	Modus Test	A43
COHU Semiconductor Equipment	A3	Motion Dynamics Corp.	A32
DuPont	A36	Multitest, an Xcerra Company	A31
E-TEC Interconnect, Ltd.	A 6	Phoenix Test Arrays	A46
E. Jordan Brookes	A30	Plastronics	A48
Enplas Tech Solutions, Inc.	A44	Qualmax Testech, Inc.	A51
Ensinger	A50	R&D Altanova	A 1
Everett Charles Technologies	A29	Rika Denshi America, Inc.	A23
FastPrint Technology	A12	Sensata Technologies A3	4, A 35
Hi Speed Interconnects	A14	Smiths Connectors A4	0, A 41
Incal Technology, Inc.	A26	Sun Electric Heater	A2
Integrated Test Corp	A37	SVTCL	A20
inTEST Corp.	A16	Test Tooling Solutions Group	A45
ISC Co., Ltd.	A42	TSE Co., Ltd.	A13
IWIN Co., Ltd.	A11	Twin Solution	A27
Johnstech International Corp.	A10	Win-Way Technology	A17
J2M Test Solutions	A 4	Yamaichi Electronics USA, Inc.	A47

21

Proceedings

Casino Night





lazyposters.se 22

Burn-in & Test Strategies Workshop

www.bitsworkshop.org


Proceedings



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings





Burn-in & Test Strategies Workshop

www.bitsworkshop.org

spirithalloween.com

24

Proceedings

Burn-in & Test Strategies Workshop

SUNDAY March 15	MONDAY M	MONDAY March 16		ME	TUESDAY M	larch 17	WEDNESDAY March 18		
			7	00	Continental	REGISTRATION	Continental	REGISTRAT	
	CONTINENTAL BREAKFAST	REGISTRATION DESK OPEN	7	30	BREAKFAST	Desk Open	Breakfast	DESK OP	
			8	00	стес		4		
TT Sucks	OPENING	Opening Remarks keynote address Dr. Babak Taheri		30	SESSION 4 Materials & Fabrication Processes			SESSION 7 Contact Technology	
				00			& Marketplace		
				30					
	BREAK & N	ETWORKING	10	00	Break & N	ETWORKING	Break & Ni	ETWORKING	
			10	30			SESS	ION 8	
REGISTRATION DESK OPEN		ION 1	11	00	SESS		Test Cell Integration		
	lesting with	MS Devices	11	30	Test Cell I	ntegration			
			12	00			Awards & Clo		
TUTORIAL Pt. 1	Lui	Luncн SESSION 2 Test Socket Applications		30	LUNCH		Adjourn V	Workshop	
Signal Integrity Basics				00			VISIT THE	C	
Ms. Heidi Barnes				30	SESSION 6		BiTS WEBSI	те	
	Contract of Contract			00			FOR PROGRA	мС	
Description	IESt SUCKEL	Applications	2	00	Simulation	Simulation & Modeling			
Break & Networking			3	30			DESCRIPTIO	NS.	
TUTORIAL Pt. 2		POSTER SESSION Break & Networking SESSION 3 WLCSP		00	BITS EXPO				
Measurement				30			- a tit		
Techniques				00			150 200	- C	
Ms. Heidi Barnes	WL			30			and the second s	C	
			5	00			alle the	in the second	
Welcome Reception		BITS EXPO		30			The second	C	
	D'TO			00			A STAN	1.	
	BIIS			30				-	
DINNER DISTINGUISHED SPEAKER				00	SOCIAL EVENT Celebrate St. Patrick's Day! Music, Food, Beverages & Games		Carlos and the second		
				30			=	TE	
Mr. Brandon Prior	or		9	00				5 11 0	
Adjourn for the day	Adjourn f	Adjourn for the day		30	Adjourn f	or the day			

Burn-in & Test Strategies Workshop

C

www.bitsworkshop.org

26



Burn-in & Test Strategies Workshop

www.bitsworkshop.org



March 6 – 9 , 2016 Hilton Phoenix / Mesa Hotel



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

Exterior Renovations – New Paint, Lighting & Design



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

Guest Room Renovation – New Bedroom plus remodeled bathrooms



Burn-in & Test Strategies Workshop

www.bitsworkshop.org

Proceedings

Call for BiTS 2016

March 6-9, 2016 • Mesa, Arizona

Presentations • Posters • Tutorial

Share your latest work and advancements as an **AUTHOR**! Your presentation or poster will be part of a stimulating and comprehensive program. Explore a demanding topic as a **TUTORIAL INSTRUCTOR**. Share your expertise with participants eager to build their leading edge skills. Presentation, Poster & Tutorial proposals addressing a broad range of burn-in and test subjects are welcome, including, but not limited to:

- Socketing/Contacting of Contemporary and Advanced Packaging Technologies
- PCBs, Materials, Handlers, Contact
- Technologies, Burn-in Tooling
- Modeling, Characterization & Analysis
- Process & Operational Challenges
- WLCSP Test for KGD or Final Test
- MEMS and Non-Electrical Stimuli Test

BiTS EXPO 2016 & Sponsors

The EVENT for exhibiting your company's products & services. Showcase and promote what is *Now & Next!*

Don't miss out! See the registration desk to sign up now at the early-bird discount rate. **BiTS EXPO** is sure to sell out!

For more information about BiTS 2016 please contact the BITS Office <u>bitsinfo@bitsworkshop.org</u>



Proceedings

Have the LAST WORD! Overall Workshop Evaluation

Technical Program Exhibits Facilities Meals/Social Activities Registration Process Overall Evaluation	Excellent		Fair	Poor		
Do You WANT TO ATTER	Yes	No				



Proceedings

Tell Us!

- In Person
- Via email

bitsinfo@bitsworkshop.org

ira@bitsworkshop.org

• On-line

bitsworkshop.org/feedback

