

**Wednesday 3/12/14 10:30am**

## **FEEL THE BURN-IN**

Burn-in is used to ensure a device's reliability and lifetime. The two papers in this final session look at parallel burn-in methods. The first presents an overview of built-in IC test and monitoring methods and describes the access buses for these test and monitor methodologies. It will also describe a hardware and software framework that exploits these test technologies for the massively parallel burn-in and test of 100's of complex ICs. The second presents some interesting challenges along the road to parallel burn-in test. It will include design requirements and rules to optimize the overall device power consumption; and go one step further on managing the unexpected challenges.



This Paper

### **Massively Parallel Burn-in Test Using IC Serial Buses**

Billy Fenton—OLAS Consulting  
Pat Mitchell—Accutron

### **Challenges of Increasing Parallelism in Burn-in Testing**

Low Yeow Hock—Infineon Technologies Asia Pacific

#### **COPYRIGHT NOTICE**

The paper(s) in this publication comprise the Proceedings of the 2014 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2014 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2014 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.

## Massively Parallel Burn-in Test Using IC Serial Buses

**Billy Fenton, OLAS Consulting**  
**Pat Mitchell, Accutron**



2014 BiTS Workshop  
March 9 - 12, 2014



### Content

- Background
- Architecture overview
- Built-In Test (BIT) approaches
- Built-in Test in detail
- Accessing BIT using IEEE 1149.n
- Other types of serial access buses
- A Configuration for Parallel Burn-in Test
- Programming and Configuration
- Summary



## Background


- Complex ICs require alternative test approaches.
- A continuing move to BIT.
- BIT can often be accessed using a low-pin count serial bus (e.g. IEEE 1149.1).
- Burn-in driver cards can leverage BIT and a driver with 24, 48, 96, etc., channels can be used for parallel test during burn-in

BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

3

## Architecture Overview




BiTS 2014


Massively Parallel Burn-in Test Using IC Serial Buses

4

## Built In Test Approaches




## Scan Chains








## Boundary Scan (A Scan Chain Example)



## Logic BIST


Alternatively Scan Chains may be used to apply vectors







## Control CPU Operation




BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

11

## Embedded Instruments




BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

12

## Accessing BIT using IEEE 1149.1



BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

13

## Some JTAG Data Formats

```

-----
-- * PIN MAPPING
-- *
attribute PIN_MAP of CHIPx : entity is PHYSICAL_PIN_MAP;
constant TOFF64 : PIN_MAP_STRING :=
-----
--I/O Pins
" _D0: 1 , "g
" _D1: 2 , "g
" _D2: 3 , "g
" _D3: 4 , "g
" _CS: 5 , "g
" _RD: 6 , "g
" _WR: 7 , "g
-----

```

- BSDL (device definition)
- SVF (test sequence)
- STAPL
- IEEE 1532

```

!Begin Test Program
TRST OFF;                                !Disable Test Reset line
ENDIR IDLE;                               !End IR scans in IDLE
ENDDR IDLE;                               !End DR scans in IDLE
attribute INSTRUCI INSTRUCI
attribute INSTRUCI INSTRUCI
"BYPASS
"EXTEST
"SAMPLE
"PRELOAD
"IDCODE
"VENDOR
"HIGHZ
HIR 8 TDI (00);                            !8-bit IR header
HDR 16 TDI (FFFF) TDO (FFFF) MASK (FFFF); !16-bit DR header
TIR 16 TDI (0000);                         !16-bit IR trailer
TDR 8 TDI (12);                            !16-bit DR trailer
SIR 8 TDI (41);                            !8-bit IR scan
SDR 32 TDI (ABCD1234) TDO (11112222);     !32-bit DR scan
STATE DRPAUSE;                             !Go to stable state DRPAUSE
RUNTEST 100 TCK ENDSTATE IRPAUSE;         !RUNBIST for 100 TCKs
!End Test Program

```


BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

14




## Differential JTAG: IEEE 1149.6




Additional Instructions: EXTEST\_PULSE; EXTEST\_TRAIN

## JTAG: IEEE 1149.7



- From 5 pins to 2
- Useful for low pin count parts
- TDI/TDO/TMS share a pin.
- Various modes of operation

## JTAG: Pin Stimulus/Monitor Example




BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

17

## JTAG: Internal Access Example



- JTAG Instructions:
- BYPASS
  - IDCODE
  - READ REGISTER
  - WRITE REGISTER
  - READ FLASH
  - FLASH WRITE ON
  - FLASH WRITE OFF
  - WRITE FLASH


BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

18



## JTAG: CPU Control Example (ARM9)




BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

19

## P1687 - I(nstrument)JTAG




BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses


20

## Other Serial Buses (I2C, SPI)

### I2C



### SPI




BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

21

## A JTAG Configuration for Parallel Test



BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

22



## Code Compilation for Parallel Test

### SVF Program (or similar) for single

```

!Begin Test Program
TRST OFF;                !Disable Test Reset line
ENDIR IDLE;              !End IR scans in IDLE
ENDDR IDLE;              !End DR scans in IDLE
HIR 8 TDI (00);          !8-bit IR header
HDR 16 TDI (FFFF) TDO (FFFF) MASK (FFFF); !16-bit DR header
TIR 16 TDI (0000);       !16-bit IR trailer
TDR 8 TDI (12);          !8-bit DR trailer
SIR 8 TDI (41);          !8-bit IR scan
SDR 32 TDI (ABCD1234) TDO (11112222); !32-bit DR scan
STATE DRPAUSE;          !Go to stable state DRPAUSE
RUNTEST 100 TCK ENDSTATE IRPAUSE; !RUNBIST for 100 TCKs
!End Test Program
    
```

### Parallel vectors for multiple devices [TCK;TMS;TDI;TRST;TDO1;TDO2; etc.]


```

11010000000000000000
01010000000000000000
10011111111111111111
01110000000000000000
Etc.
    
```

COMPILE

## High Level Code for Parallel Test

- API's
  - Driver Board
    - Download compiled vectors to vector memory.
    - Execute selected vector sequences.
    - Collect and log results.
  - Oven Controller
    - Set temperature cycle etc.





## Summary

- Many ICs now include various forms of BIT.
- BIT can be controlled and accessed using low pin-count serial buses such as JTAG.
- JTAG only requires a small number of vector channels.
- This means that many devices can be tested using a burn-in driver card.
- Some additional compilation tools are required.

BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

25

## References & Acknowledgments

- IEEE 1149.1 JTAG and Boundary Scan Tutorial by Dr. Ben Bennetts.
- ARM application note AN205.
- Adam Ley for his comments on IEEE 1149.7
- Al Crouch for his explanations of IJTAG.

BiTS 2014

Massively Parallel Burn-in Test Using IC Serial Buses

26