

Tuesday 3/11/14 11:00am

THE MARKET IS OPEN

The BiTS Workshop just wouldn't be the BiTS Workshop without at least one presentation on the test and burn-in marketplace. In this year's three presentations, first we'll hear about the technical and market forces that are shaping the future of test and burn-in, particularly the challenges of industry cycles with the never ending quest for reduced costs. Next up will be our own Fred Taber, with his fourth annual Socket Report on the size of the market, whether its shrinking or growing, and companies that are leading the charge. This session's final paper hones in on a market technology trend with one innovative high-density package-on-package (PoP) solution requiring test hardware to accommodate fine pitch wire-tip interconnects. Socket and test hardware development and verification studies are underway to take this technology to high volume manufacturing.

The Technical and Market Forces Shaping the Future of Test and Burn-In Sockets

John West—VLSI Research, Inc.

Socket Marketplace Report

Fred Taber—Taber Consulting



This Paper

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

Rajesh Katkar, Rey Co, Wael Zohni—Invensas Corporation

COPYRIGHT NOTICE

The paper(s) in this publication comprise the Proceedings of the 2014 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2014 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2014 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)


Rajesh Katkar*, Rey Co, Wael Zohni
 Invensas



2014 BiTS Workshop
 March 9 - 12, 2014



Content



BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)


2

Content


PoP Market Trends Types IO requirements	BVA Technology	Manufacturing	Value Proposition
	Features	BVA formation	Competitive landscape
	Design study	Molding and flip exposure	Summary
	Test vehicle design	PoP stacking	Test and Reliability

BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP) 3


PoP Broadly Used in Mobile




Apple iPhone 4 Smartphone



Apple iPad



Sony Cybershot Digital Still Camera







Nokia C5 Feature Phone

Source: UBM TechInsights (www.techinsights.com)

BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP) 4

Processor-Memory Stacking Solutions

	BGA	TMV	BVA	TSV
				
Pitch (mm)	0.5-0.65	0.4-0.5	0.2-0.4	0.05-0.2
IO	200-300	300-500	500-1500	1000+

- BVA offers the advantages of TSV while utilizing existing packaging materials

BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

5

BVA PoP: Wide-IO Support without TSV

	2010	2011	2012	2013	2014	2015	2016?
Mobile DRAM	LPDDR	LPDDR2	LPDDR2	LPDDR3 Emerging	Wide IO	Wide IO	Wide IO
Packaging	PoP	PoP	PoP	PoP	BVA PoP	BVA PoP	TSV
Mobile processor to memory interconnect	168	168	240	240	IO ranging from 200 to 1000+	IO ranging from 200 to 1000+	1200
Clock Speed (MHz)	400	533	533	800	High IO offers high bandwidth at low speed	High IO offers high bandwidth at low speed	200
Power	2X	1X	1X	0.8X	Enables intermediate power reductions	Enables intermediate power reductions	0.5X
# of Channels	Single	Single	Dual	Dual	Quad+	Quad+	Quad+
Bandwidth (GB/s)	1.6	4.2	8.5	12.8	≥25.6	≥25.6	≥25.6

- Wide IO provides order of magnitude increase in IO
- Wide IO implementation with TSV is not expected soon
- Bond Via Array (BVA) can offer wide IO using current infrastructure

BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

6


Content

PoP Market	BVA Technology Features Design study Test vehicle design	Manufacturing	Value Proposition
Trends		BVA formation	Competitive landscape
Types		Molding and tip exposure	Summary
IO requirements		PoP stacking	
		Test and Reliability	


BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP) 7

BVA PoP Features


Top View




Memory-Logic Interface



Side View





Multi-Core CPU/GPU



- Stand-off issue eliminated: Wire-bond based memory-logic interconnect
- 1000+ wide IO: 0.2 mm pitch capability
- High performance at low-cost: Conventional PoP materials, equipment and process

BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP) 8

Test Vehicle Design – 432 IO



Package size	14 mm x 14 mm
Package thickness	1.36 mm
Bottom IO pitch	0.3 mm x 0.3 mm
Top IO pitch	0.24 mm x 0.24 mm
Number of IO rows	2
Number of top IO	432



- Reliability test vehicle with 432 memory-logic interconnects at 0.24mm x 0.24mm

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

9

Test Vehicle Design – 1020 IO



Package size	14 mm x 14 mm
Package thickness	1.25 mm
Bottom IO pitch	0.4 mm x 0.4 mm
Number of bottom IO	916
Top IO pitch	0.24 mm x 0.24 mm
Number of IO rows	5
Number of top IO	1020

- 1020 memory-logic interconnects at 0.24 mm x 0.24 mm pitch providing wide IO PoP implementation.


BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)


10

Test Vehicle Design – Substrates

Logic Substrate Top View



Memory Substrate Bottom View




- Logic substrate has flip-chip pads at the center and wire-bond pads at periphery
- Memory substrate has solder pads only along the periphery

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

11



Content



BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)


12



BVA Formation: Process



Photo: Courtesy of Kulicke & Soffa



- Co-developed vertical wirebond process
- Robust process using conventional ICONN
- Verified volume production feasibility
- High positional accuracy and yield

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)



15

Molding and Wire-Tip Exposure



Photo: Courtesy of APIC Yamada Corp.

G-Line Mold Machine




- Critical process parameters verified in cooperation with Yamada mold
- Established production process that ensures uniform and clean wire tips

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

16

Illustration: Molding with Wire-Tip




BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)


17

Wire-Tip Cleaning

Before Mold De-Flash



After Mold De-Flash



Photos:
 Courtesy of
 Nordson

- Tried both mechanical and chemical methods for removal of mold residue
- Inspection and process results after plasma deflash confirm effective cleaning

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

18

PoP Stacking: Process

Advantis3 SMT




Photo: Courtesy of Universal Instruments


Photo: Courtesy of Nordson



Logic Package



BVA PoP Package



Memory Package




- Top and bottom packages joined using conventional PoP SMT equipment
- High yielding and reworkable soldering process

BiTS 2014


Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

19

PoP Stacking: Results



BVA interconnects after PoP Stacking (SEM cross-section)



- Package stack SMT yielded uniform and consistent joints at fine pitch of 0.24 mm.


BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

20

BVA Pin-Based Test Socket

Being developed with Leeno (Korea) and SemiQual (US dist)




BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

21

Wiretip, BGA, and PKG Position Data



Measured relative position of wire-tips, to BGA grid outline for individual units. Positional tolerance within specifications and alignment capability of socket.


BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

22

Memory and Logic Package Test Socket

Memory and Logic Test Apparatus



BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

23

1020-IO BVA PoP Reliability Testing

Test	Standard	Test Condition	Sample	Results
MSL: Level3	IPC / JEDEC J-STD-020C	125°C for 24hrs; 30°C/60%RH for 192 hrs, 3X Pb-free reflow	22	Pass
Temperature Cycling (Board Level)	JESD22-A104D Condition G	-40°C to 125°C, 1000 cycles	45	Pass
High Temperature Storage	JESD22-A103D Condition B	150°C, 1000 hrs	22	Pass
Drop Testing	JESD22-B111	>30drops, 1500Gs, 0.5mSec of half sine pulse	20	Pass

• **1020-IO BVA PoP successfully passed all standard tests**

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

24

Content

PoP Market	BVA Technology	Manufacturing	Value Proposition Competitive landscape Summary
Trends	Features	BVA formation	
Types	Design study	Molding and tip exposure	
IO requirements	Test vehicle design	PoP stacking	
		Test and Reliability	



BiTS 2014 Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP) 25

Through-Mold Via Package

TMV Pitch		
0.4 mm	0.5 mm	0.5 mm
0.15 mm	0.32 mm	0.3 mm
	Via pad diameter	
0.35 mm	0.33 mm	0.29 mm
	Via bottom diameter	
0.29 mm	0.27 mm	0.21 mm
	Via top diameter	
0.36 mm	>0.5 mm	0.39 mm

- TMV supports only 0.5 mm pitch (0.3 mm mold) & 0.4 mm pitch (0.15 mm mold)

TMV vs BVA Comparison

	 TMV	 BVA
Minimum pitch	0.4 mm (demonstrated), 0.3 mm (projected)	0.24 mm (demonstrated), 0.2 mm (projected)
Package size	14 mm x 14 mm x 1.2 mm	14 mm x 14 mm x 1.2 mm
No. of IO	256 (2 rows) 372 (3 rows)	432 (2 rows) 1020 (5 rows)
Mold thickness	0.15 mm	0.2-0.5 mm
Packaging	molding, laser via drilling, cleaning, printing/dropping solder	Wire-bonding, molding, cleaning
Stacking	SMT	SMT
Assembly yield	80µm/35µm warpage @25 °C -35µm/-45µm warpage @220 °C	Conventional
Reliability	<100 drops without underfill >100 drops with underfill	>100 drops with underfill
Readiness to market	In market	Prototype assembly and reliability tested
Compound yield /Flexibility	Good – testing of individual packages prior to the assembly	Good – testing of individual packages prior to the assembly

- BVA offers 1000+ IO with high aspect ratio interconnect within same package size

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

27

Summary

Technology

A wire-bond based interconnect technology offering 1000+ interconnects

BVA PoP with 1020 IO logic-memory interface successfully assembled at 0.24 mm pitch and passed reliability tests

Value

More than twice the number of IO in the same package size compared to competing solutions

Utilizes existing infrastructure and is cost competitive

BVA PoP realizes wide IO interface in conventional packaging, offering high performance at low power and cost.

BiTS 2014

Manufacturing Readiness of Bond Via Array (BVA™) Technology for Fine-Pitch Package-on-Package (PoP)

28