

AND, AT THE WAFER LEVEL

For many in the industry, performing final test at the wafer level is still a novel idea. While providing some much needed solutions, it also comes with its own set of challenges. The four papers in this session look at wafer-level test from a number of different perspectives. The first one discusses the mechanical and electrical differences between wafer-level probe and wafer-level test using spring pins, focusing on requirements for performing final test at the wafer-level. The second presentation provides a comparison between traditional probe test for an RF wafer level chip scale package (WLCSP) and a final test socket solution. TSV issues lead our third author to share technologies that can bridge between 3D stacking and the 3D IC without TSVs. Finally, we'll gain insight into what some consider the holy grail of burn-in and test – wafer-level burn-in (WLBI). Now that WLBI is possible, it's important to understand when it's appropriate to consider WLBI versus other burn-in alternatives.

Spring Probes and Probe Cards for Wafer-Level Test

Jim Brandes—Multitest

A Comparison of Probe Solutions for an RF WLCSP Product

James Migliaccio—RF Micro Devices



Bridging Between 3D and 3D TSV Stacking Technologies

Belgacem Haba, Ph.D.—Invensas

Wafer-Level Burn-in Decision Factors

Steve Steps—Aehr Test Systems

COPYRIGHT NOTICE

The paper(s) in this publication comprise the Proceedings of the 2013 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2013 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2013 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.



Bridging Between 3D and 3D TSV Stacking Technologies

Belgacem Haba, Ph.D. Invensas



2013 BiTS Workshop March 3 - 6, 2013



Content

- Introduction
- DRAM Application
- Package on Package Application
- Summary

3/2013

Bridging Between 3D and 3D TSV Stacking Technologies

2









5

Content

- Introduction
- DRAM Application
- Package on Package Application
- Summary

3/2013



DRAM Challenge: 2012-2017 4000 DRAM Growth: 41.10 DDR4 Data Rate/Pin (Mbps) 3200 **M** Units 3000 2933 2666 DDR3 2400 2133 2000 2014 2013 1866 1600 1333 DDR2 1066 1000 533 667 800 DDR 400 333 266 0 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 3/2013 Bridging Between 3D and 3D TSV Stacking Technologies 6

Paper #3 3







Paper #3 4

















Bridging Between 3D and 3D TSV Stacking Technologies





And, at the Wafer Level

<section-header><section-header><section-header><text><image><image><image><text>

Functional At-Speed Testing DFD						
Module Tested	Component Nominal Speed Die density & # die/module	One DIMM/Channel (4 DQ loads/channel)	Two DIMMs/Channel (8 DQ Ioads/channel)			
Invensas 8Gbyte Quadrank RDIMM w/DFD (1Gbit (x4)) die)	1333 MHz Components 1Gbit (x4 org x 2/package) (72 memory die/module)	>1600MT/s	1600MT/s			
Market 8Gbyte Quadrank RDIMM with single die packages (2Gb: single x8 die)	1333 MHz components 2Gbit (x8 org x 1/package) (36 memory die/module)	~1600MT/s	800MT/s (barely operates)			
Market 16Gbyte Quadrank RDIMM with DDP packaging (2Gb: x4 die, DDPs)	1333 MHz components 2Gbit (x4 org x 2/package) (72 memory die/module)	~1600 MT/s	800MT/s (barely operates)			
3/2013 B	ridging Between 3D and 3D TSV Si	tacking Technologies	16			















And, at the Wafer Level

Existing Processor-Memory Stacking Solutions							
PoP	PiP	TMV	TSV				
	STATSCHIPPC TOPPP 19 x 15 SAL						

- The total market size for Package-on-Package stack was about 800M in 2010
- Except for TSV, the stack packaging infrastructure is well established

3/2013

Bridging Between 3D and 3D TSV Stacking Technologies

	_						
Wide IO Roadmap							
201	0 20	11 2	2012	2013	2014	2015	2016?
Mobile DRAM	LPDDR	LPDDR2		LPDDR3 Emerging			Wide IO
Packaging	PoP	PoP	PoP	PoP			TSV
Mobile processor to memory interconnect	168	168	240	240			1250
Clock Speed (MHz)	400	533		800			200
Power	2X	1	x	0.8X			0.5X
# of Channels	Single	Single	Dual	Dual			Quad+
Bandwidth (GBps)	1.6	4.2	8.5	12.8			>12.8

• Wide IO is approximately an order of magnitude increase in IO compared to current memory interface

• One method of implementing wide IO is using memory with TSV, which is not expected within the next few years 3/2013

Bridging Between 3D and 3D TSV Stacking Technologies

22



Wide IO Roadmap							
201	0 20	11 :	2012	2013	2014	2015	2016?
Mobile DRAM	LPDDR	LPD	DR2	LPDDR3 Emerging	Wide	Ю	Wide IO
Packaging	ΡοΡ	ΡοΡ	ΡοΡ	PoP	BVA PoP		TSV
Mobile processor to memory interconnect	168	168	240	240	IO ranging from 200 to 1000+		1250
Clock Speed (MHz)	400	53	33	800	High IO off bandwidtl spee	ers high h at low d	200
Power	2X	1X (0.8X	Enables intermediate power reductions		0.5X
# of Channels	Single	Single	Dual	Dual	Qua	d+	Quad+
Bandwidth (GBps)	1.6	4.2	8.5	12.8	>12	.8	>12.8

 The goal of BVA PoP is to offer TSV capabilities for PoP applications utilizing conventional PoP infrastructure and materials

```
3/2013
```

Bridging Between 3D and 3D TSV Stacking Technologies

23



















