

TEST TOOLING MADE EASY

Whether you're testing conventional packages like QFNs and BGAs, or emerging 2.5D and 3D packages, you're only as successful as your test floor equipment. This session's presenters span the spectrum of tooling issues beginning with a method for 3D package handling through the integration of complex technologies. Next, you'll learn how to prevent semiconductor test system coolant leakage by implementing a hazardous warning system. Operator error in manual test handlers comes under scrutiny thanks to a failure analysis investigation in QFN packages. Lastly, we take a look at cost saving through homogenous spring pin tip implementation in a high volume manufacturing (HVM) environment.

3D Package Handling: A Simple Case of Integrating Complex Technologies

Zain Abadin—Advantest America, Inc.

Innovative Way to Prevent Semiconductor Test Tester Coolant Leakage with Hazardous Warning System

Yee Wei Tiang—Intel (Malaysia)

Die-Cracking Failure Analysis of QFN Packages in Manual Test Handler

M.P. Divakar, PhD—Stack Design Automation

Cost Saving Through Homogenous Spring Loaded Pin Tip Implementation in High Volume Manufacturing (HVM) Environment

This Paper

Chin Siang (David) Chew, Nithya Nandhan Subramaniam—Intel Technology Chin Chien Tee—Interconnect Devices, Inc.

COPYRIGHT NOTICE

The paper(s) in this publication comprise the Proceedings of the 2013 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2013 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2013 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.



Cost Saving Through Homogenous Spring Loaded Pin Tip Implementation in High Volume Manufacturing (HVM) Environment

Chin Siang (David) Chew – Intel Technology Nithya Nandhan Subramaniam – Intel Technology Chin Chien Tee – Interconnect Devices, Inc.



2013 BiTS Workshop March 3 - 6, 2013




Content

- Introduction
- Current State of Spring Loaded Pin
- Future State of Spring Loaded Pin
- Methodology & DOE
- Results in Cost & Others
- Conclusion
- Future Works
- Acknowledgement

3/2013 Cost Saving Through Homogenous Spring Loaded Pin Tip Implementation in High Volume Manufacturing (HVM) Environment










The Current State of Spring Loaded Pin

- Base material is made of Beryllium Copper (BeCU) plated by gold layer for better electrical conductivity and low Contactor Resistance (CRES)
- Oxidized layer built up when base material is exposed
- Spring loaded pin is replaced after reaching its defined lifespan
- CRES is unstable even before reaching defined lifespan




The Current State of Spring Loaded Pins


- Approximately 15% of equipment spare part spending is from spring loaded pin
- Spring loaded pin is consumed through:
 - Full socket pins replacement for its defined lifespan
 - Individual pin replacement per failure within its defined cycle lifespan

Spring loaded pin consumed ~15% of overall spare part spending

3/2013 Cost Saving Through Homogenous Spring Loaded Pin Tip Implementation in High Volume Manufacturing (HVM) Environment









The Future State of Spring Loaded Pin

- Eliminate any pin tip design with plated layer through Homogenous (HG) material implementation
- · Low and stable CRES with long lifespan







Session 2

Test Tooling Made Easy


11

Lab Test Versus HVM

- HVM pin is 3x worse than lab test cycled pin
- 4 potential variables are found based on preliminary study:
 - Testing temperature
 - Testing current
 - Actuator velocity
 - Test time

3/2013

Cost Saving Through Homogenous Spring Loaded Pin Tip Implementation in High Volume Manufacturing (HVM) Environment






13

Design of Experiment

• Several Design of Experiments (DOE) carried out including Force Displacement Resistance (FDR), yield analysis, pin tip wear and etc.

				Pin	Tip Wea	r Diamet	er					1M Endurance T Pin # 101928-H1, Pd
	15	-	100	-	100	100	1	and the second	10			Lot # 120329-3
1					1 Ser		100	Sec. 1				
P	18	160	1.87	12.0	133		Cash					
					R	1000	111	9				
	100	200	THE A		ALC: N	1	1000					
	14033	2010		387	C.A.	COL Y	013	man and	1. 962.			
											5	
											mohuns)	
											\sim	
											\sim	+ 0 • • • • •
F	Pin 1		Pin 1		Pin 1		Pin 1	0.065	Pin 1		Resistance (mol	
	Pin 1 Pin 2	0.055	Pin 1 Pin 2	0.049	Pin 1 Pin 2	0.057 0.058	Pin 1 Pin 2	0.065	Pin 1 Pin 2	0.073	\sim	
											\sim	
	Pin 2	0.056	Pin 2	0.053	Pin 2	0.058	Pin 2	0.077	Pin 2	0.073	\sim	
	Pin 2 Pin 3	0.056	Pin 2 Pin 3	0.053 0.053	Pin 2 Pin 3	0.058	Pin 2 Pin 3	0.077	Pin 2 Pin 3	0.073	\sim	
	Pin 2 Pin 3 Pin 4	0.056 0.060 0.065	Pin 2 Pin 3 Pin 4	0.053 0.053 0.053	Pin 2 Pin 3 Pin 4	0.058 0.070 0.073	Pin 2 Pin 3 Pin 4	0.077 0.069 0.081	Pin 2 Pin 3 Pin 4	0.073 0.079 0.081	\sim	









Yield – Invalid Lot Validation Hold

- · HG pin CRES is low and stable before reaching its defined lifespan
- · Lot validation on hold has achieved significant improvement







Session 2

Test Tooling Made Easy

