

STREAMLINING OPERATIONS

Test operations, generally considered costly, yet necessary, add value to device manufacturing when optimized for efficiency. This session offers a variety of approaches that promise high yields, lean manufacturing, maximized performance at minimal costs, and optimized production times. The first paper discusses a method of incorporating multidimensional Monte Carlo analysis simulation with known design parameters to focus manufacturing improvement efforts and maximize alignment performance while minimizing costs. Presented next is a method for redefining test tooling design rules to gain process margin and prevent substrate chipping caused by test handler misalignment. Zero-cost, software based, virtual tool checkers that bring the whole production area towards a manufacturing LEAN direction is then discussed. Wrapping things up is a paper on a screwless socket and dual pin testing concept said to greatly enhance the robustness and efficiency of IC testing.

Improving Socket Alignment Performance Using Monte Carlo Analysis Techniques and Manufacturing Controls

Daniel DelVecchio, Dustin Allison-Interconnect Devices Incorporated

Tooling Stack-up Process Margin Improvement

Mook Koon Wong, Boon Hor Phee—Intel Malaysia

Zero Cost Virtual Tool Checker

Seong Guan Ooi—Intel Technology Sdn. Bhd.



Enablers for Robust & Fast Online Trouble-shooting for High Parallelism Testing

Benedict Loh—Infineon Technologies Kohei Hironaka—NHK Spring Co. Ltd. Michelle Ng—TestPro

COPYRIGHT NOTICE

The paper(s) in this publication comprise the Proceedings of the 2013 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2013 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2013 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by BiTS Workshop, LLC or the workshop's sponsors.

There is NO copyright protection claimed on the presentation content by BiTS Workshop, LLC. (Occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies.

The BiTS logo and 'Burn-in & Test Strategies Workshop' are trademarks of BiTS Workshop, LLC. All rights reserved.



Enablers for Robust & Online Trouble-shooting for High Parallelism Testing

Benedict Loh, Kohei Hironaka, Michelle Ng Infineon Technologies/NHK Springs/Testpro



2013 BiTS Workshop March 3 - 6, 2013



Contents

- Production Today
- The Total Concept/Results
- Production KPI Improvement & Cost Savings
- Snap-On Microcontactor Concept & Structure
- FEM Simulation
- Lab Evaluations
- Maintenance for Snap-On Microcontactor
- Conclusions

3/2013

Enablers for Robust & Online Trouble-shooting for High Parallelism Testing

2



3/2013

Session 1

Streamlining Operations

3

Production Today

Time is Cost

• The Need for:

- ¬ High Speed
- ¬ Robustness
- ¬ Reliability
- ¬ High Life-span



Enablers for Robust & Online Trouble-shooting for High Parallelism Testing

Total Concept - Snap-On Microcontactor







Total Concept - Dual Pin

- Considerations
 - ¬ wide varieties of package tolerances
 - ¬ limited landing pad area
- Traditional versus New Mindset
 - ¬ pin cost vs pin life-span
 - ¬ cost per insert

3/2013

Enablers for Robust & Online Trouble-shooting for High Parallelism Testing



Total Concept - Auto-DIB Changer









3/2013

Enablers for Robust & Online Trouble-shooting for High Parallelism Testing

The Total Concept





Streamlining Operations



Yield Trends (Single vs Dual Pin)

	Elevated Temperature Test			Cold Temperature Test		
	Single Pin	Dual Pin	Gain	Single Pin	Dual Pin	Gain
1P_YId %	97.9%	99.1%	+1.2%	96.2%	98.7%	+2.5%
Bin 5	0.8%	0.1%	-0.7%	2.0%	0.3%	-1.7%
3/2013	Enablers for Ro	bust & Online T	rouble-shootin	g for High Paralle	lism Testing	10

Production KPI Improvement & Cost Savings

- OEE Gain
 - ¬ Auto-DIB approx. 5 to 8%
 - ¬ Snap-On Microcontactor approx. 1.8%

TCR Savings

¬ Approx. > USD \$1.0 mil

12

Streamlining Operations

3/2013

Session 1

Streamlining Operations

15

Snap-On Microcontactor Concept & Structure

Uses leaf spring to meet all requirement

It is SNAP-ON Microcontactor ! !

Enablers for Robust & Online Trouble-shooting for High Parallelism Testing

<section-header><section-header><text><image><image>

Streamlining Operations

FEM Simulation

Simulation Result to Design Considerations (Internal Stress)

Lab Evaluations

500 times Press Test - High & Low Temperature ① Temperature Equipment

2 Condition High temp : 125°C Low temp : -55°C
3/2013 Enablers for Robust

80hrs (Measuring every 8hr) 80hrs (Measuring every 8hr)

Enablers for Robust & Online Trouble-shooting for High Parallelism Testing

Lab Evaluations (500 times Press Test - Room Temperature) ① Press Machine 2 Spring Angle (graph) **Spring Angle** Angle [deg] 0 100 200 300 Count 400 500 ③ Spring Angle (Form) No critical difference Enablers for Robust & Online Trouble-shooting for High Parallelism Testing 3/2013 22

Streamlining Operations

Paper #4 12

2013 BiTS Workshop ~ March 3 - 6, 2013

Conclusions

- Significant time reduction in set-up and trouble-shooting achieved with Auto-DIB Changer and Snap-on concepts
- · Concepts are easy and simple to implement
- Less tools required and more user-friendly
- Applicable for multi-site testing
- Future works
 - ¬ Snap-On manual lid
 - ¬ Strip Snap-on Microcontactor
 - Snap-On for BGA packages with more than 1000 pin count

3/2013	Enablers for Robust & Online Trouble-shooting for High Parallelism Testing
0,20.0	

25