

ARCHIVE 2012

WE'VE GOT THE POWER (AND SIGNAL INTEGRITY)!

Power delivery and signal integrity have become increasingly important issues in device testing, especially for today's mobile electronics that require more of both to achieve the levels of functionality expected by consumers. As a result, they are becoming some of the greatest challenges in designing test interfaces. In this session, presenters report on a number of specific developments that address these challenges. The first presentation will address the point of diminishing returns on socket pin length from a signal integrity perspective. Next, we'll learn about the anatomy of PCB vias in single-ended and differential signal paths. The third speaker will offer solutions for improving power delivery in the test interface. Finally, innovative interconnect evaluation metrics for design optimization will be explained.

Point of Diminishing Returns on Socket Pin Length From a Signal Integrity Perspective

Sasha N. Oster, Sermet Akbay-Intel Corporation

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

Zaven Tashjian, Kevin Chan-Circuit Spectrum, Inc.

Improving Power Delivery in the Test Interface

Ryan Satrom—Multitest

New Interconnect Evaluation Metrics for Design Optimization

Se-Jung Moon, Richard Mellitz, Erkan Acar-Intel Corporation

COPYRIGHT NOTICE

The papers in this publication comprise the Proceedings of the 2012 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they were presented at the 2012 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2012 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication (occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.



Point of Diminishing Returns on Socket Pin Length From a Signal Integrity Perspective

Sasha Oster, Sermet Akbay Intel Corporation



2012 BiTS Workshop March 4 - 7, 2012





Paper #1 1



Introduction

Socket pins are used for HVM test

5 2012

urn-in & Test Strategies Workshop

- Don't mimic final product requirements
- Heavy SI penalty (especially IL and crosstalk)
- Trade-off between mechanical stability and SI
- To improve SI traditional approach is to shorten pins
 - Initial decreases result in significant SI gains
 - Approach decreases mechanical reliability
- Simulated data suggests that there is a point of diminish returns for SI in shortening pins
 - Desirable to decrease pin length only while significant SI gains are achieved
 - Goal: Provide an additional evaluation methodology

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 3

A Quick Word on Power Delivery

- This presentation is about signal integrity not power delivery!
- Power delivery is most strongly determined by
 - Effects of loop inductance
 - Effects of contact resistance

Loop inductance

- Linear dependence on pin length (first order)
- No diminishing returns on loop inductance with changes in pin length

Contact resistance

- Shorter pins will result in shorter springs
- Shorter springs will likely results in less force
- Less force will likely result in great contact resistance
- Likely diminishing returns on contact with changes in pin length
- A dedicate study for PD would be needed to understand if there is a point of diminishing returns for PD with decreases in pin length

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 4

Paper #1 2



We've got the Power (and Signal Integrity)!





Paper #1 3





<section-header><figure><figure>

Paper #1 4







Paper #1 5









Paper #1 6



We've got the Power (and Signal Integrity)!





Paper #1 7



We've got the Power (and Signal Integrity)!





Paper #1 8



We've got the Power (and Signal Integrity)!





Paper #1 9



We've got the Power (and Signal Integrity)!





Paper #1 10



We've got the Power (and Signal Integrity)!



Choose initial DOE											
Example DOE											
Case Name	length	dim ₂	dim ₃	dim ₄	dim ₅	dim ₆	dim ₇	dim ₈	dim ₉	dim ₁₀	
0001	l_1	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0002	l_1	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0003	l_1	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0004	l_2	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0005	l_2	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0006	l_2	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0007	l_3	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0008	l_3	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0009	l_3	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0010	l_4	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0011	l_4	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0012	l_4	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0013	l_{5}	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0014	l_5	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0015	l_{z}	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0016	l_6	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0017	l_6	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0018	l_c	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 22											

Paper #1 11



We've got the Power (and Signal Integrity)!





Paper #1 12



We've got the Power (and Signal Integrity)!





Paper #1 13





	Identify and vary variables that were not varied										
Original DOE:											
Case Name	length	dim ₂	dim ₃	dim ₄	dim ₅	dim ₆	dim ₇	dim ₈	dim ₉	dim ₁₀	
0001	l_1	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0002	l_1	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0003	l_1	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0004	l_2	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0005	l_2	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0006	l_2	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0007	l_3	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0008	l_3	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0009	l ₃	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0010	l_4	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0011	l_4	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0012	l_4	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0013	l_5	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0014	l_5	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0015	l_5	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
0016	l_6	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0017	l_6	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34	
0018	l_6	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255	
3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective										27	

		Generate next DOE									
Next DOE:											
Case Name	length	dim ₂	dim ₃	dim ₄	dim ₅	dim ₆	dim ₇	dim ₈	dim ₉	dim ₁₀	
0001	l_7	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0002	l_8	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0003	l_9	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0004	l_{10}	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0005	l_{II}	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0006	l_{12}	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0007	l_7	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0008	l_8	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0009	l_{9}	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0010	l_{10}	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0011	l_{II}	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0012	l_{12}	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0013	l_7	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0014	l_s	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0015	l_{q}	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0016	l_{10}	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0017	l_{II}	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
0018	l_{12}	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425	
3/2012	3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective									28	



We've got the Power (and Signal Integrity)!

Advantages

- Identifies where effort will produce great result
- Evaluates "goodness"
 - Across multiple SI parameters
 - Across multiple frequencies
 - At each pitch
 - For multiple pin pattern
 - For multiple pin dimensions

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 29



Paper #1 15



We've got the Power (and Signal Integrity)!

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

Zaven Tashjian President, Circuit Spectrum, Inc.

Kevin Chan Applications Engineer, Circuit Spectrum, Inc.



2012 BiTS Workshop March 4 - 7, 2012 CIRCUIT SPECTRUM



Paper #2 1



We've got the Power (and Signal Integrity)!

PCB Construction

- Homogeneous dielectric
- Multiple ground plane layers
- Multiple signal layers
- Multiple power plane layers
- All cases in presentation are based on the same stack-up

3/2012 The Anatomy of PCB Vias in Single-ended and Differential Signal Paths



Paper #2 2



We've got the Power (and Signal Integrity)!





Paper #2 3



We've got the Power (and Signal Integrity)!



Return Loss (S11) for Isolated Via





We've got the Power (and Signal Integrity)!





Paper #2 5



Return Loss S11 for Via Example with and without Stub





Paper #2 6









Paper #2 7



We've got the Power (and Signal Integrity)!





Paper #2 8



We've got the Power (and Signal Integrity)!





Paper #2 9



We've got the Power (and Signal Integrity)!





Paper #2 10



We've got the Power (and Signal Integrity)!



BGA with interstitial grounds New challenges emerge Pitch limitation Signal trace routing complexity



3/2012 The Anatomy of PCB Vias in Single-ended and Differential Signal Paths



Paper #2 11







Paper #2 12



We've got the Power (and Signal Integrity)!

Improving Power Delivery in the Test Interface

Ryan Satrom Multitest



2012 BiTS Workshop March 4 - 7, 2012





Paper #3 1

We've got the Power (and Signal Integrity)!



My working definition:

Power Integrity is a measure of the ability of a power and ground network to successfully bypass noise and maintain a constant voltage at the device.

Power Integrity can be problematic in low-voltage, highcurrent, and high-speed-switching environments.

3/2012

Improving Power Delivery in the Test Interface



Paper #3 2





5 2012

Burn-in & Test Strategies Workshop



Paper #3 3





5 2012



Paper #3 4



We've got the Power (and Signal Integrity)!

Introduction to Power Integrity

Most critical area of the test interface:











- · Optimal probe must adequately account for all variables
- Longer probes and shorter probes each have advantages there is no perfect solution
 - How much compliance can be sacrificed to improve power delivery?
 - How critical is minimal inductance?
- Example: Large BGAs
 - Increased need for compliance to meet mechanical requirements
 - Increased need for minimized Z_{PDN} due to high-current, low-voltage requirements
 - What is the optimal probe length?
- Probe manufacturers must understand the trade-offs to confidently provide the best solution for each application

3/2012

Improving Power Delivery in the Test Interface

Optimizing the PCB Optimizing interface board requires tradeoffs among aspects of design Manufacturability Stackup symmetric Manufacturability Signal Integrity Power Integrity **Power Integrity** Signal Integrity Stackup strategically Stackup strategically locates power layers locates signal layers 3/2012 Improving Power Delivery in the Test Interface 12







Paper #3 7



We've got the Power (and Signal Integrity)!



- Parameters Varied:
 - PCB Material
 - Power/ground layer location
 - Capacitor locations
 - Capacitor quantity





Paper #3 8

Optimizing the PCB – Power Layer

The location of the power layer has a large impact on the performance of the PDN

5 2012

Burn-in & Test Strategies Workshop





Paper #3 9

Optimizing the PCB – Cap Quantity

The quantity of capacitors can be significantly reduced by determining which capacitors are

5 2012

Burn-in & Test Strategies Workshop





Paper #3 10

Optimizing the Contactor & PCB

The contactor has a significant impact on the Z_{PDN}

5 2012

Burn-in & Test Strategies Workshop

 Reducing the impedance of the contactor is critical to good PDN performance



Simulation-Measurement Correlation

- PCBs were fabricated and measured to validate simulation results
- Main challenge Probing at DUT
 - BGA has multiple powers/grounds which do not provide place to probe
 - DUT replaced by ground-power-ground via structure in order to provide access for probing



Paper #3 11



Simulation-Measurement Correlation

• Simulation models created to exactly match actual PCBs





Paper #3 12



We've got the Power (and Signal Integrity)!





Paper #3 13



We've got the Power (and Signal Integrity)!

New Interconnect Evaluation Metrics for Design Optimization

Se-Jung Moon Richard Mellitz, Erkan Acar Intel Corporation



2012 BiTS Workshop March 4 - 7, 2012





Paper #4 1







Paper #4 2



We've got the Power (and Signal Integrity)!





Paper #4 3



3/2012

Findings From Previous Study

- When we optimize socket design using frequency domain metrics, the optimized design structure changes depending on the frequency range of interest.
- Socket design optimization over 0 to 5 GHz range of the fundamental frequency matches with the one in time-domain metric.

New Interconnect Evaluation Metrics for Design Optimization



Paper #4 4



We've got the Power (and Signal Integrity)!





Paper #4 5



We've got the Power (and Signal Integrity)!



Theory (3):New Component Evaluation Metrics

$$IW_{ij} = \alpha \int_{0}^{f_{\text{max}}} W_{ij}(f) df = \alpha \int_{0}^{f_{\text{max}}} |S_{ij}(f)|^2 \operatorname{sinc}^2(fT) df$$

Integral of weighted IL -> Integral of weighted RL ->

3/2012

IWIL IWRL

IWIL : overall power which can pass through a socket. Bigger IWIL will be better. IWRL: overall power which is reflecting back from a socket. Smaller IWRL will be better.

New Interconnect Evaluation Metrics for Design Optimization

Paper #4 6



We've got the Power (and Signal Integrity)!





Paper #4 7



15

Validation (2) : DOE Parameters and Settings

5 2012

3/2012

urn-in & Test Strategies Workshop

- Take the typical values of 4 parameters and tweak the parameters with 10% of the typical values.
- 10% is small enough for RSM (Response Surface Methodology) and larger than manufacturing tolerance to see design to design variation.

New Interconnect Evaluation Metrics for Design Optimization



Paper #4 8



We've got the Power (and Signal Integrity)!





Paper #4 9



3/2012

We've got the Power (and Signal Integrity)!

19

Conclusion

- IWIL and IWIR metrics used for socket evaluation and optimization are as good as full channel simulations
- These metrics can be obtained much easily and they can be used to quantify the performance of the sockets effectively
 - Using these metrics instead of single frequency IL& IR is highly recommendable.
 - There is no need to run full channel simulations when these metrics are used

New Interconnect Evaluation Metrics for Design Optimization



Paper #4 10



We've got the Power (and Signal Integrity)!

Acknowledgement

- Xiaoning Ye
- Steven K. Krooswyk

3/2012

New Interconnect Evaluation Metrics for Design Optimization

21