

## **ARCHIVE 2012**

### **WE'VE GOT THE POWER (AND SIGNAL INTEGRITY)!**

Power delivery and signal integrity have become increasingly important issues in device testing, especially for today's mobile electronics that require more of both to achieve the levels of functionality expected by consumers. As a result, they are becoming some of the greatest challenges in designing test interfaces. In this session, presenters report on a number of specific developments that address these challenges. The first presentation will address the point of diminishing returns on socket pin length from a signal integrity perspective. Next, we'll learn about the anatomy of PCB vias in single-ended and differential signal paths. The third speaker will offer solutions for improving power delivery in the test interface. Finally, innovative interconnect evaluation metrics for design optimization will be explained.

#### **Point of Diminishing Returns on Socket Pin Length From a Signal Integrity Perspective**

Sasha N. Oster, Sermet Akbay—Intel Corporation

#### **The Anatomy of PCB Vias in Single-ended and Differential Signal Paths**

Zaven Tashjian, Kevin Chan—Circuit Spectrum, Inc.

#### **Improving Power Delivery in the Test Interface**

Ryan Satrom—Multitest

#### **New Interconnect Evaluation Metrics for Design Optimization**

Se-Jung Moon, Richard Mellitz, Erkan Acar—Intel Corporation

#### **COPYRIGHT NOTICE**

The papers in this publication comprise the Proceedings of the 2012 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they were presented at the 2012 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2012 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication (occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

# Point of Diminishing Returns on Socket Pin Length From a Signal Integrity Perspective

Sasha Oster, Sermet Akbay  
Intel Corporation




2012 BiTS Workshop  
March 4 - 7, 2012



## Outline

- Introduction
- Pin and SI Modeling
  - Current approach
  - Limitations
- Analyzing SI data
  - New metrics
  - Applying new metrics
- Proposed algorithm
  - Algorithm
  - Example case
- Conclusions
- Discussion



## Introduction

- Socket pins are used for HVM test
  - Don't mimic final product requirements
  - Heavy SI penalty (especially IL and crosstalk)
  - Trade-off between mechanical stability and SI
- To improve SI - traditional approach is to shorten pins
  - Initial decreases result in significant SI gains
  - Approach decreases mechanical reliability
- Simulated data suggests that there is a point of diminishing returns for SI in shortening pins
  - Desirable to decrease pin length only while significant SI gains are achieved
  - **Goal: Provide an additional evaluation methodology**

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 3

## A Quick Word on Power Delivery

- This presentation is about signal integrity – not power delivery!
- Power delivery is most strongly determined by
  - Effects of loop inductance
  - Effects of contact resistance
- Loop inductance
  - Linear dependence on pin length (first order)
  - No diminishing returns on loop inductance with changes in pin length
- Contact resistance
  - Shorter pins will result in shorter springs
  - Shorter springs will likely result in less force
  - Less force will likely result in great contact resistance
  - Likely diminishing returns on contact with changes in pin length
- A dedicated study for PD would be needed to understand if there is a point of diminishing returns for PD with decreases in pin length



3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 4

Thinking about our traditional approach

## PIN AND SI MODELING

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 5



## Reducing Pin Length Improves SI



\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 6



## Reducing Pin Length Improves SI



\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 7


## Reducing Pin Length Improves SI



\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 8



### Reducing Pin Length Improves SI



\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 9



### Reducing Pin Length Improves SI



\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 10

## Reducing Pin Length Improves SI





\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 11

## Reducing Pin Length Improves SI


Shorter is better: True, but simplistic



\*actual length values are removed from presentation for liability

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 12

### We have a good rule of thumb, but...



- Represents
  - Single SI parameter (insertion loss)
  - Single frequency
  - Single pitch
  - Single pin pattern
  - Single pin diameter, tapering, etc.

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 13

### Model and Simulation

- Model variables
  - Pin geometry
  - Pitch
  - Pin pattern
  - Socket material
  - Solder pad
- Simulation variables
  - Frequency (sweep and step)
  - Meshing options
  - Convergence parameters


3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 14



## ANALYZING SI DATA


3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 15

## Regions of Interest




3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 16

## Evaluating Returns



3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 17


## Extending the idea



IL		$l_1$	$\Delta$	$l_2$	$\Delta$	$l_3$	$\Delta$	$l_4$	$\Delta$	$l_5$	$\Delta$	$l_6$
$f_1$	dB	-0.029		-0.055		-0.126		-0.218		-0.342		-0.489
	dB/%		-5E-04		-0.001		-0.003		-0.005		-0.007	
	dB/mm		-0.052		-0.072		-0.092		-0.124		-0.147	
$f_2$	dB	-0.084		-0.174		-0.431		-0.753		-1.093		-1.421
	dB/%		-9E-04		-0.005		-0.01		-0.014		-0.016	
	dB/mm		-0.09		-0.257		-0.322		-0.34		-0.328	
$f_3$	dB	-0.187		-0.387		-0.906		-1.422		-1.87		-2.172
	dB/%		-0.002		-0.01		-0.015		-0.018		-0.015	
	dB/mm		-0.2		-0.519		-0.516		-0.448		-0.302	
$f_4$	dB	-0.256		-0.522		-1.151		-1.73		-2.13		-2.283
	dB/%		-0.003		-0.013		-0.017		-0.016		-0.008	
	dB/mm		-0.266		-0.629		-0.579		-0.4		-0.153	

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 18

### Repeat over all SI Parameters




3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 19

Using the new approach

## PROPOSED ALGORITHM

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 20



### Choose initial DOE


## Example DOE

Case Name	length	dim <sub>2</sub>	dim <sub>3</sub>	dim <sub>4</sub>	dim <sub>5</sub>	dim <sub>6</sub>	dim <sub>7</sub>	dim <sub>8</sub>	dim <sub>9</sub>	dim <sub>10</sub>
0001	<i>l</i> <sub>1</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0002	<i>l</i> <sub>1</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0003	<i>l</i> <sub>1</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0004	<i>l</i> <sub>2</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0005	<i>l</i> <sub>2</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0006	<i>l</i> <sub>2</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0007	<i>l</i> <sub>3</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0008	<i>l</i> <sub>3</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0009	<i>l</i> <sub>3</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0010	<i>l</i> <sub>4</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0011	<i>l</i> <sub>4</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0012	<i>l</i> <sub>4</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0013	<i>l</i> <sub>5</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0014	<i>l</i> <sub>5</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0015	<i>l</i> <sub>5</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0016	<i>l</i> <sub>6</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0017	<i>l</i> <sub>6</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0018	<i>l</i> <sub>6</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 22

Run DOE and extract RL, IL, NEXT, and FEXT data

Determine worst case data for RL, IL, NEXT, and FEXT



3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 23

Calculate metrics at specific frequencies (whichever possible):  $\frac{\Delta dB}{\% \Delta L} |_P$ ,  $\frac{\Delta dB}{\% \Delta L} |_D, \dots$





RL

IL

NEXT

FEXT

	$f_1$	$f_2$	$f_3$	$f_4$
<b>RL</b>				
$\Delta$	-25.18	-21.42	-16.85	-14.0
$\Delta$ (dB/mm)	0.2133	0.2514	0.2651	0.2097
$\Delta$ (dB/mm)	7.5205	4.5605	2.842	2.0238
$f_1$	$\Delta$	-18.91	-15.25	-11.0
$\Delta$ (dB/mm)	0.2133	0.2648	0.2741	0.2639
$\Delta$ (dB/mm)	7.3286	4.238	2.4664	1.5733
$f_2$	$\Delta$	-15.02	-11.55	-7.824
$\Delta$ (dB/mm)	0.2684	0.2748	0.2576	0.2412
$\Delta$ (dB/mm)	6.9388	3.7284	1.9209	1.0295
$f_3$	$\Delta$	-13.57	-10.23	-6.783
$\Delta$ (dB/mm)	0.2689	0.2688	0.2487	0.2301
$\Delta$ (dB/mm)	6.6829	3.4382	1.8243	0.7821
<b>IL</b>				
$\Delta$	-0.229	-0.058	-0.128	-0.118
$\Delta$ (dB/mm)	-66.04	-0.001	-0.008	-0.005
$\Delta$ (dB/mm)	-0.084	-0.374	-0.072	-0.060
$f_1$	$\Delta$	-0.002	-0.005	-0.01
$\Delta$ (dB/mm)	-0.084	-0.374	-0.072	-0.060
$\Delta$ (dB/mm)	-0.084	-0.374	-0.072	-0.060
$f_2$	$\Delta$	-0.187	-0.387	-0.906
$\Delta$ (dB/mm)	-0.004	-0.01	-0.018	-0.028
$\Delta$ (dB/mm)	-0.4	-0.519	-0.548	-0.483
$f_3$	$\Delta$	-0.295	-0.922	-1.151
$\Delta$ (dB/mm)	-0.005	-0.019	-0.037	-0.056
$\Delta$ (dB/mm)	-0.533	-0.629	-0.578	-0.4
<b>NEXT</b>				
$\Delta$	-35.1	-32.08	-28.66	-25.67
$\Delta$ (dB/mm)	0.2682	0.2768	0.2748	0.2687
$\Delta$ (dB/mm)	6.0204	3.9324	2.482	1.8426
$f_1$	$\Delta$	-28.92	-26.13	-22.82
$\Delta$ (dB/mm)	0.2682	0.2658	0.258	0.2342
$\Delta$ (dB/mm)	6.1284	3.2397	1.6678	0.8561
$f_2$	$\Delta$	-25.2	-22.76	-20.45
$\Delta$ (dB/mm)	0.2487	0.2462	0.2205	0.2042
$\Delta$ (dB/mm)	4.8882	2.3101	0.8783	-0.025
$f_3$	$\Delta$	-23.86	-21.67	-19.9
$\Delta$ (dB/mm)	0.2439	0.2393	0.2042	0.186
$\Delta$ (dB/mm)	1.4823	1.7874	0.2051	-0.384
<b>FEXT</b>				
$\Delta$	-46.14	-43.04	-39.52	-35.96
$\Delta$ (dB/mm)	0.2019	0.1105	0.1064	0.0883
$\Delta$ (dB/mm)	10.192	5.5287	3.5511	2.1574
$f_1$	$\Delta$	-39.72	-36.58	-32.8
$\Delta$ (dB/mm)	0.1034	0.0891	0.0887	0.0625
$\Delta$ (dB/mm)	10.344	4.9174	2.7902	1.5626
$f_2$	$\Delta$	-35.66	-30.77	-26.86
$\Delta$ (dB/mm)	0.0978	0.0882	0.0891	0.0416
$\Delta$ (dB/mm)	9.7846	4.4201	3.9706	1.0407
$f_3$	$\Delta$	-34.1	-29.43	-25.87
$\Delta$ (dB/mm)	0.0988	0.0807	0.0816	0.0362
$\Delta$ (dB/mm)	9.3769	4.0589	1.7123	0.8048



3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 24

### Eliminate DC, NH ranges and find range with largest impact

RL





-12.0 dB  
-20.0 dB  
-7.0 dB  
-18.0 dB

IL

NEXT

FEXT

	$l_1$	$l_2$	$l_3$	$l_4$	$l_5$	$l_6$	$l_7$	$l_8$	$l_9$	$l_{10}$
RL	-12.16	-17.13	-12.00	-18.85	-14.0	-12.0	-12.46			
dB %	0.2713	0.2074	0.2074	0.2083	0.2070	0.2147	0.2147			
dB (min)	7.3205	7.3205	7.3205	7.3205	7.3205	7.3205	7.3205			
IL	-18.91	-15.25	-12.00	-11.0	-8.544	-8.972	-8.91			
dB %	0.2713	0.2074	0.2074	0.2074	0.2074	0.2074	0.2074			
dB (min)	7.3264	7.3264	7.3264	7.3264	7.3264	7.3264	7.3264			
NEXT	-15.02	-11.65	-12.00	-12.00	-12.00	-12.00	-12.00			
dB %	0.2084	0.2074	0.2074	0.2074	0.2074	0.2074	0.2074			
dB (min)	6.9368	7.2244	7.2244	7.2244	7.2244	7.2244	7.2244			
FEXT	-13.57	-10.23	-12.00	-12.00	-12.00	-12.00	-12.00			
dB %	0.2069	0.2069	0.2069	0.2069	0.2069	0.2069	0.2069			
dB (min)	6.609	7.2351	7.2351	7.2351	7.2351	7.2351	7.2351			




3/2012

Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective

25

### Apply weights and vary range which had greatest impact

Weight:  
RL: 1  
IL: 2  
NEXT: 1  
FEXT: 1



Next DOE:

Case Name	length	dim <sub>2</sub>	dim <sub>3</sub>	dim <sub>4</sub>	dim <sub>5</sub>	dim <sub>6</sub>	dim <sub>7</sub>	dim <sub>8</sub>	dim <sub>9</sub>	dim <sub>10</sub>
0001	$l_7$	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0002	$l_8$	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0003	$l_9$	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0004	$l_{10}$	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0005	$l_{11}$	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0006	$l_{12}$	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425

3/2012

Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective

26

Identify and vary variables that were not varied

Original DOE:

Case Name	length	dim <sub>2</sub>	dim <sub>3</sub>	dim <sub>4</sub>	dim <sub>5</sub>	dim <sub>6</sub>	dim <sub>7</sub>	dim <sub>8</sub>	dim <sub>9</sub>	dim <sub>10</sub>
0001	<i>l</i> <sub>1</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0002	<i>l</i> <sub>1</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0003	<i>l</i> <sub>1</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0004	<i>l</i> <sub>2</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0005	<i>l</i> <sub>2</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0006	<i>l</i> <sub>2</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0007	<i>l</i> <sub>3</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0008	<i>l</i> <sub>3</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0009	<i>l</i> <sub>3</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0010	<i>l</i> <sub>4</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0011	<i>l</i> <sub>4</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0012	<i>l</i> <sub>4</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0013	<i>l</i> <sub>5</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0014	<i>l</i> <sub>5</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0015	<i>l</i> <sub>5</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255
0016	<i>l</i> <sub>6</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0017	<i>l</i> <sub>6</sub>	0.4	0.3	0.18	0.18	0.18	0.18	0.18	0.18	0.34
0018	<i>l</i> <sub>6</sub>	0.3	0.225	0.135	0.135	0.135	0.135	0.135	0.135	0.255

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 27

Generate next DOE

Next DOE:

Case Name	length	dim <sub>2</sub>	dim <sub>3</sub>	dim <sub>4</sub>	dim <sub>5</sub>	dim <sub>6</sub>	dim <sub>7</sub>	dim <sub>8</sub>	dim <sub>9</sub>	dim <sub>10</sub>
0001	<i>l</i> <sub>7</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0002	<i>l</i> <sub>8</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0003	<i>l</i> <sub>9</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0004	<i>l</i> <sub>10</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0005	<i>l</i> <sub>11</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0006	<i>l</i> <sub>12</sub>	0.5	0.375	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0007	<i>l</i> <sub>7</sub>	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0008	<i>l</i> <sub>8</sub>	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0009	<i>l</i> <sub>9</sub>	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0010	<i>l</i> <sub>10</sub>	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0011	<i>l</i> <sub>11</sub>	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0012	<i>l</i> <sub>12</sub>	0.5	0.4	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0013	<i>l</i> <sub>7</sub>	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0014	<i>l</i> <sub>8</sub>	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0015	<i>l</i> <sub>9</sub>	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0016	<i>l</i> <sub>10</sub>	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0017	<i>l</i> <sub>11</sub>	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425
0018	<i>l</i> <sub>12</sub>	0.5	0.35	0.225	0.225	0.225	0.225	0.225	0.225	0.425

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 28

### Advantages

- Identifies where effort will produce great result
- Evaluates “goodness”
  - Across multiple SI parameters
  - Across multiple frequencies
  - At each pitch
  - For multiple pin pattern
  - For multiple pin dimensions

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 29

### Conclusions

- Trade-off between pin-length and SI
- New method which focuses on diminishing returns for SI (not PD!)
- Algorithm which identifies ranges to focus efforts on
- Allow for evaluation across multiple SI parameters, frequencies, pin geometries, and pin patterns

3/2012 Point of Diminishing Returns on Socket Pin Length from a Signal Integrity Perspective 30



## The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

Zaven Tashjian  
President, Circuit Spectrum, Inc.

Kevin Chan  
Applications Engineer, Circuit Spectrum, Inc.



2012 BiTS Workshop  
March 4 - 7, 2012



## Outline

- Multi-layer PCB as basis for this study
- Variables that determine the behavior of an isolated via
- Via to via crosstalk
- Differential signals and their vias

### PCB Construction


- Homogeneous dielectric
- Multiple ground plane layers
- Multiple signal layers
- Multiple power plane layers
- All cases in presentation are based on the same stack-up

3/2012


The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

3

### Via Cross-section



Micro-section



Stack-up

3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

4

### Isolated Via

Variables that determine the behavior of an isolated via

- Drill size
  - Pad size
  - Anti-pad size
  - Copper weight on planes
  - Dielectric material
  - Ground plane stitching
  - Transition to trace
  - Via stub
  - Others
- Lumped element model



3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

5

### Isolated Via Structure

Case	Signal Anti-pad	Gnd Stitch
1	30 mils	Yes
2	35 mils	Yes
3	40 mils	Yes
4	30 mils	None



28 Jan 2012, 17:46:04, CSI


3D View Mode (press <E> to Edit)

3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

6

## TDR for Isolated Via Structure




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

7

## Return Loss (S11) for Isolated Via




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

8

### Insertion Loss (S21) for Isolated Via




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths



9

### Eye Diagrams for Via with and without Stub

Via with stub



Via with stub removed




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

10

### Return Loss S11 for Via Example with and without Stub




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

11

### Back-drilled Via





3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

12

## Lumped Element Model

### PCB Structure



### RLGC Elements for Via

Case	Signal Anti-pad	Gnd Stitch	R (Ohm)	L (nH)	G (S)	C (pF)
1	30 mils	Yes	3.56E-03	5.62E-01	5.83E-05	4.84E-02
2	40 mils	Yes	2.02E-02	8.98E-01	1.15E-04	6.41E-02
3	30 mils	None	4.05E-02	1.06E+00	1.64E-04	2.00E-02


3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

13

## RLGC vs. 3D EM (Case 1)

Case	Signal Anti-pad	Gnd Stitch	R (Ohm)	L (nH)	G (S)	C (pF)
1	30 mils	Yes	3.56E-03	5.62E-01	5.83E-05	4.84E-02




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

14

## RLGC vs. 3D EM (Case 2)

Case	Signal Anti-pad	Gnd Stitch	R (Ohm)	L (nH)	G (S)	C (pF)
2	40 mils	Yes	2.02E-02	8.98E-01	1.15E-04	6.41E-02




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

15

## RLGC vs. 3D EM (Case 3)

Case	Signal Anti-pad	Gnd Stitch	R (Ohm)	L (nH)	G (S)	C (pF)
3	30 mils	None	4.05E-02	1.06E+00	1.64E-04	2.00E-02



3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

16



## Via to Via Crosstalk

Crosstalk dictated by pitch

0.5 mm

0.65 mm

0.8 mm

1.0 mm

Optimal/practical pitch for negligible crosstalk


3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

17

## Parallel Vias for Crosstalk



Case	Pitch	Anti-pad
1	0.5 mm	16 mils
2	0.65 mm	18 mils
3	0.8 mm	20 mils
4	1.0 mm	20 mils
5	1.27 mm	20 mils
6	2.54 mm	20 mils



3/2012


The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

18



### Mitigating Crosstalk

BGA with interstitial grounds  
 New challenges emerge  
 Pitch limitation  
 Signal trace routing complexity




3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

21

### Differential Signals and their Vias

Via to via spacing  
 Anti-pad shape and size  
 Ground stitching vias




Case	Signal Via Spacing	Signal Anti-pad	Gnd Stitch
1	20 mils	23X20 mils	None
2	30 mils	23X30 mils	None
3	40 mils	23X40 mils	None
4	20 mils	23X20 mils	Yes

3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

22

## Differential Impedance TDR for Parallel Via Structure



3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

23

## Conclusion

We have shown that employment of proper and readily available tools and methodologies for the creation of the optimal via structure for a specific objective in a PCB can lead to piece of mind as one commits a design to fabrication. This is particularly important in multi-gigabit digital signal applications. It may require multiple iterations of routines before one achieves the objective, but it is achievable.

3/2012

The Anatomy of PCB Vias in Single-ended and Differential Signal Paths

24

# Improving Power Delivery in the Test Interface

**Ryan Satrom**  
**Multitest**



2012 BiTS Workshop  
March 4 - 7, 2012



## Agenda

- Introduction to Power Integrity
- Optimizing the Interface
- Simulation-Measurement Correlation

### Introduction to Power Integrity

My working definition:

*Power Integrity is a measure of the ability of a power and ground network to successfully bypass noise and maintain a constant voltage at the device.*

*Power Integrity can be problematic in low-voltage, high-current, and high-speed-switching environments.*

3/2012


Improving Power Delivery in the Test Interface

3

### Introduction to Power Integrity

Goal of Power Delivery Network (PDN)

- Provide constant voltage to DUT in high  $di/dt$  environment by successfully bypassing AC currents from power to ground




3/2012

Improving Power Delivery in the Test Interface

4

## Introduction to Power Integrity

- IC Power Supply Voltage
  - Yesterday 5V
  - Today 1V (5x reduction)
- Typical Supply Ripple allowed
  - Yesterday 5-10%
  - Today 0.5% (up to 20x reduction)
- Current Requirements
  - Yesterday 10A
  - Today 150A (15x increase)
- $Z_{TARGET}$  Requirements
  - Yesterday 100mΩ
  - Today 1mΩ (100x reduction)



Year	Power (W)	Vdd (V)	Idd (A)
2010	146	0.97	151
2011	161	0.93	173
2012	158	0.90	176
2013	149	0.87	171
2014	152	0.84	181
2015	143	0.81	177
2016	130	0.78	167

Data courtesy of ITRS 2010

3/2012

Improving Power Delivery in the Test Interface

5

## Introduction to Power Integrity

### SI Impedance


Ideal  $Z = 50\Omega$

Ideal  $Z \rightarrow$  high bandwidth

Instantaneous impedance

Time domain

$$Z = \sqrt{\frac{L}{C}}$$



### PDN Impedance


Ideal  $Z \approx 0 \Omega$

Ideal  $Z \rightarrow$  constant voltage

Aggregate impedance response

Frequency domain

$$Z = R + 2\pi fL + \frac{1}{2\pi fC}$$




3/2012

Improving Power Delivery in the Test Interface

6

### Introduction to Power Integrity

- Quantifying the impedance of the PDN ( $Z_{PDN}$ )
  - Network comprised of multiple elements – each element has both inductance (L) and capacitance (C)
  - Capacitance determines minimum effective frequency
  - Parasitic inductance determines maximum effective frequency
  - Overall  $Z_{PDN}$  is summation of all LC paths
  - Impedance must remain below specified  $Z_{PDN}$




3/2012

Improving Power Delivery in the Test Interface

7

### Introduction to Power Integrity



Signal Frequency

- 30 kHz
- 80 MHz
- 250 MHz

Impedance\*\*

0.5 $\Omega$	53 $\Omega$	5.3 k $\Omega$
5 $\Omega$	0.5 $\Omega$	2 $\Omega$
15 $\Omega$	2 $\Omega$	0.5 $\Omega$

\*\*Example Impedance Calculation:  $f=30\text{kHz}$ ;  $L=10\text{nH}$ ;  $C=10\mu\text{F}$ ;  $R=0.1\Omega$   
 $Z = R + 2\pi fL + 1/2\pi fC = 0.1 + 2\pi * 30\text{kHz} * 10\text{nH} + 1/(2\pi * 30\text{kHz} * 10\mu\text{F}) \approx 0.5\Omega$

3/2012


Improving Power Delivery in the Test Interface

8



### Introduction to Power Integrity

Most critical area of the test interface:



- 1) Contactor
- 2) DUT Vias
- 3) Planes
- 4) Vias/Capacitor

3/2012

Improving Power Delivery in the Test Interface

9

### Optimizing the Contactor



Optimal probe length – balancing act

#### Past Requirements

- Excellent Compliance
- Good Signal Integrity

#### Latest Requirements

- Excellent Compliance
- Good Signal Integrity
- Good Power Integrity



3/2012

Improving Power Delivery in the Test Interface

10

### Optimizing the Contactor

- Optimal probe must adequately account for all variables
- Longer probes and shorter probes each have advantages – there is no perfect solution
  - *How much compliance can be sacrificed to improve power delivery?*
  - *How critical is minimal inductance?*
- Example: Large BGAs
  - Increased need for compliance to meet mechanical requirements
  - Increased need for minimized  $Z_{PDN}$  due to high-current, low-voltage requirements
  - *What is the optimal probe length?*
- Probe manufacturers must understand the trade-offs to confidently provide the best solution for each application


3/2012

Improving Power Delivery in the Test Interface

11

### Optimizing the PCB

- Optimizing interface board requires tradeoffs among aspects of design
  - Manufacturability
  - Signal Integrity
  - Power Integrity



3/2012

Improving Power Delivery in the Test Interface

12

### Optimizing the PCB

- Power integrity in the PCB is dependent upon a combination of several variables:
  - Vias – quantity, length, diameter, power/ground proximity
  - Capacitors – quantity, location, size, type
  - Planes – power/ground proximity, location



3/2012

Improving Power Delivery in the Test Interface

13

### Optimizing the PCB

- Simulation was used to better understand interaction of these variables
- Models were created in HFSS
  - Accurately models small structures
  - Simulates entire critical area
- Examples show the results of varying several parameters
- Each application is different and must be considered individually




3/2012

Improving Power Delivery in the Test Interface

14

### Optimizing the PCB

- Parameters Varied:
  - PCB Material
  - Power/ground layer location
  - Capacitor locations
  - Capacitor quantity



3/2012


Improving Power Delivery in the Test Interface

15

### Optimizing the PCB – Material

- The PCB material choice impacts the performance of the PDN

Max Freq ( $Z_{PDN}=0.01\Omega$ )	
Design #1	85 MHz
Design #2	42 MHz



3/2012


Improving Power Delivery in the Test Interface

16

## Optimizing the PCB – Power Layer

- The location of the power layer has a large impact on the performance of the PDN

Max Freq ( $Z_{PDN}=0.01\Omega$ )	
Design #1	68 MHz
Design #2	18 MHz



3/2012

Improving Power Delivery in the Test Interface



17

## Optimizing the PCB – Cap Locations

- The optimal capacitor location depends on other aspects of the design

Max Freq ( $Z_{PDN}=0.01\Omega$ )	
DUT-Side Caps	63 MHz
Tester-Side Caps	13 MHz

Max Freq ( $Z_{PDN}=0.01\Omega$ )	
Tester-Side Caps	18 MHz
DUT-Side Caps	8 MHz



3/2012


Improving Power Delivery in the Test Interface

18

### Optimizing the PCB – Cap Quantity

- The quantity of capacitors can be significantly reduced by determining which capacitors are necessary

Max Freq ( $Z_{PDN}=0.01\Omega$ )	
Cap Qty = 55	63 MHz
Cap Qty = 24	63 MHz




3/2012

Improving Power Delivery in the Test Interface

19

### Optimizing the Contactor & PCB

- The contactor has a significant impact on the overall PDN performance
- A highly-inductive socket eliminates any benefits that may be achieved from a good PDN design on the PCB



3/2012


Improving Power Delivery in the Test Interface

20

## Optimizing the Contactor & PCB

- The contactor has a significant impact on the  $Z_{PDN}$
- Reducing the impedance of the contactor is critical to good PDN performance

Max Freq ( $Z_{PDN}=0.01\Omega$ )	
Low L Contactor	45 MHz
Standard Contactor	20 MHz





3/2012

Improving Power Delivery in the Test Interface

21

## Simulation-Measurement Correlation

- PCBs were fabricated and measured to validate simulation results
- Main challenge – Probing at DUT
  - BGA has multiple powers/grounds which do not provide place to probe
  - DUT replaced by ground-power-ground via structure in order to provide access for probing




3/2012

Improving Power Delivery in the Test Interface

22

## Simulation-Measurement Correlation

- Simulation models created to exactly match actual PCBs




3/2012

Improving Power Delivery in the Test Interface

23

## Simulation-Measurement Correlation

- Simulation results show good correlation to measurement



3/2012

Improving Power Delivery in the Test Interface

24



### Conclusion

- Power Delivery Network design is complicated
- PCB and contactor both play a critical role in the PDN
- Simulation can be used to better understand the PDN
- By understanding how each individual part of the design impacts the overall design, the PDN can be improved and optimized
- The focus on power integrity continues to increase

3/2012

Improving Power Delivery in the Test Interface

25

### Additional Resources

“Signal and Power Integrity in the Test Interface”,  
Jason Mroczkowski and Ryan Satrom, BiTS 2011 Tutorial  
(<http://www.bitsworkshop.org/archive/archive2011/archive2011.htm>)

3/2012

Improving Power Delivery in the Test Interface

26

## New Interconnect Evaluation Metrics for Design Optimization

**Se-Jung Moon**  
**Richard Mellitz, Erkan Acar**  
**Intel Corporation**



2012 BiTS Workshop  
March 4 - 7, 2012



### Outline

- Motivation
- Previous Socket Design Optimization Study
- New Interconnect evaluation metrics
  - Power Spectral Density (PSD) of Random Bit Stream
  - Combination of S parameters and the PSD
- Validation
- Result
- Conclusion

### Motivation

**There is no simple and clear performance metric for sockets**

- Insertion loss (IL), return loss (RL), and crosstalk are frequency dependent values and Single frequency values or frequency masks and are not sufficient criteria for evaluating interconnects.
- Computation of high-speed IO eye opening can be used as measure of an interconnect but is complicated and Simulation collateral is not available to 3<sup>rd</sup> party vendors like socket developers


**Need: Easily obtainable and efficient interconnect evaluation metrics**

3/2012


New Interconnect Evaluation Metrics for Design Optimization

3

### Spring-Probe Socket



X-ray picture of spring-probe pins



3D EM socket model

- In this numerical model, no cavity and no spring is inside the pins.


(\*) is captured from <http://www.ems007.com/pages/zone.cgi?a=60561&artpg=78&topic=0>

3/2012

New Interconnect Evaluation Metrics for Design Optimization

4

### Socket Parameters




3/2012

New Interconnect Evaluation Metrics for Design Optimization

5

### Up-to-now Evaluation Metrics

#### Frequency-Domain Metrics




3/2012

New Interconnect Evaluation Metrics for Design Optimization

6

#### Time-Domain Metrics



### Findings From Previous Study

- When we optimize socket design using frequency domain metrics, the optimized design structure changes depending on the frequency range of interest.
- Socket design optimization over 0 to 5 GHz range of the fundamental frequency matches with the one in time-domain metric.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

7

### Theory (1) : Power Spectral Density for Random Binary Wave

For a random binary wave that represents binary symbols 1 and 0 through amplitude + A and - A volts respectively with unit interval T, power spectral density can be presented as

$$P(f) = K \text{sinc}^2(fT)$$


where  $K = A^2T$ . The unit is W/Hz.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

8

## sinc Function




Input PSD for PCIe Gen3 is plotted. Majority of the input power concentrates in lower frequency region.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

9

## Theory (2): New Component Evaluation Metrics using PSD



$$Y = SX$$

$$|Y| = |S||X|$$

$$|Y|^2 = |S|^2 |X|^2$$

$$|Y|^2 = |S|^2 \{K\text{sinc}^2(fT)\}$$


$$IW = \alpha \int_0^{f_{\max}} W(f) df = \alpha \int_0^{f_{\max}} |S(f)|^2 \text{sinc}^2(fT) df$$

3/2012

New Interconnect Evaluation Metrics for Design Optimization

10

### IL, RL vs. WIL, WRL



WIL and WRL are actually PSD of output data. Also the output power concentrated in lower frequency region.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

11

### Theory (3): New Component Evaluation Metrics

$$IW_{ij} = \alpha \int_0^{f_{\max}} W_{ij}(f) df = \alpha \int_0^{f_{\max}} |S_{ij}(f)|^2 \text{sinc}^2(fT) df$$

Integral of weighted IL ->

**IWIL**

Integral of weighted RL ->

**IWRL**

**new metrics**

**IWIL** : overall power which can pass through a socket. Bigger IWIL will be better.


**IWRL**: overall power which is reflecting back from a socket. Smaller IWRL will be better.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

12

## Validation



A socket design is optimized in terms of IWIL and IWRL and compared to the optimized design which was done in terms of Vmargin and Tmargin.


3/2012

New Interconnect Evaluation Metrics for Design Optimization

13

## Validation (2): 9 Parameters under Consideration

- 9 parameters from the parameterized socket model are used for DOE screening
- 4 parameters are selected for impact analysis:
  1. Pin Middle length
  2. Pin Middle Diameter
  3. Airgap
  4. Pitch



3/2012

New Interconnect Evaluation Metrics for Design Optimization

14



## Validation (2) : DOE Parameters and Settings


- Take the typical values of 4 parameters and tweak the parameters with 10% of the typical values.
- 10% is small enough for RSM (Response Surface Methodology) and larger than manufacturing tolerance to see design to design variation.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

15

## Result (1): IWIL vs. Vmargin/Tmargin




IWIL shows positive correlation with Vmargin and Tmargin, which indicates we can use IWIL as a socket evaluation metric instead of Vmargin and Tmargin.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

16


**Result (2): IWRL vs. Vmargin/Tmargin**




IWRL shows negative correlation with Vmargin and Tmargin, which indicates we can use IWIR as a socket evaluation metric instead of Vmargin and Tmargin.

**Result (3): Optimized Socket Design**

Frequency-Domain



Time-Domain



The value at the cross-section of two red dotted lines in each box is the dimension of an optimized socket design. Two optimized designs are matching each other, which validates IWIL and IWRL as new socket evaluation metrics.

### Conclusion

- IWIL and IWIR metrics used for socket evaluation and optimization are as good as full channel simulations
- These metrics can be obtained much easily and they can be used to quantify the performance of the sockets effectively
  - Using these metrics instead of single frequency IL& IR is highly recommendable.
  - There is no need to run full channel simulations when these metrics are used

3/2012

New Interconnect Evaluation Metrics for Design Optimization

19

### Future Work

- Apply the same method to a Single-ended bus, for example DDR memory bus to validate these new metrics.
- Test the crosstalk parts in the S-parameters.

3/2012

New Interconnect Evaluation Metrics for Design Optimization

20

## Acknowledgement

- Xiaoning Ye
- Steven K. Krooswyk

3/2012

New Interconnect Evaluation Metrics for Design Optimization

21