

ARCHIVE 2012

DESIGNING FOR PERFORMANCE

It just wouldn't be a BiTS Workshop without a session devoted entirely to novel socket designs. Every year, there are new devices on the market and ever critical factors like witness marks on smaller solder balls and minimum contact force that need a socket designed specifically for them. The three papers in this session address three distinctly different socket applications. The first talks to spring probes for fine pitch, then the second paper reviews the heat path for a device mounted in a socket and discusses the important variables in a thermal analysis. Lastly, we'll examine a unique design for a coaxial socket.

Are Spring Contact Probes Valid at Fine Pitch?

Jon Diller, Dr. Jiachun (Frank) Zhou—Interconnect Devices, Inc.

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

Nathanaël Loiseau—Presto Engineering
Marco Michi, Dr. James Forster—Wells-CTI

Wall-extended Coaxial Socket

Collins Sun, Justin Liu, Jack Liang—WinWay Technology Co., Ltd.
Kuan-Chung Lu, Tzyy-Sheng Horng—National Sun Yat-Sen University

COPYRIGHT NOTICE

The papers in this publication comprise the Proceedings of the 2012 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they were presented at the 2012 BiTS Workshop. This version of the papers may differ from the version that was distributed in hardcopy & softcopy form at the 2012 BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication (occasionally a Tutorial and/or TechTalk may be copyrighted by the author). However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

Are Spring Contact Probes Valid at Fine Pitch?

Dr. Jiachun (Frank) Zhou, Jon Diller
Interconnect Devices, Inc.

 2012 BiTS Workshop
March 4 - 7, 2012 

smths
interconnect

Probably not.

(but wait, there's more)

3/2012 Are Spring Contact Probes Valid at Fine Pitch? 2

Market Requirements

Primarily WLCSP (now) and PoP (pretty soon)

- 0.3 pitch WLCSP bump $\varnothing 0.21$; 0.2 with $\varnothing 0.115$ extant
- PoP primarily lands under solder resist or balls

Test Technology Status Quo

- WLCSP on probers, inline cleaning, >200 UPH, expected cycle life >500K
- PoP in pick-and-place applications, offline cleaning, triple-digit UPH, expected cycle life 100-250K

3/2012

Are Spring Contact Probes Valid at Fine Pitch?

3

Current Methodology

Vertical Probe Technology

- Excellent cycle life, SI, reliability, easy to align
- Limited compliance
- Significant initial cost
- Not field serviceable
- Not applicable to PoP

3/2012


Are Spring Contact Probes Valid at Fine Pitch?

4

Current Methodology

Spring Contact Probes

- Similar technology available from several vendors
- Highly compliant
- Field serviceable
- Difficult to clean
- Fragile




3/2012

Are Spring Contact Probes Valid at Fine Pitch?

5

Monet

Complete Assembly





3/2012

Are Spring Contact Probes Valid at Fine Pitch?

6

Components





Alignment Improvement

Several Factors

- One less gap
- Improved aspect ratio of hole in plastic
- Larger diameter plunger is more concentric
- Electroforming produces high concentricity of 'barrel'
- Retainer plate true position does not affect top plunger


3/2012

Are Spring Contact Probes Valid at Fine Pitch?

8

More Force, Stable Resistance

17 gf versus 8 gf. large 'sweet spot'




3/2012

Are Spring Contact Probes Valid at Fine Pitch?

9

Long Mechanical Life

Stable performance through 500K insertions




3/2012

Are Spring Contact Probes Valid at Fine Pitch?

10

Signal Integrity Methodology

Device Side



Board Side

Single Ended

R S R


Differential Pair


R S S R

3/2012 Are Spring Contact Probes Valid at Fine Pitch? 11

Analog Behavior

10 GHz BW
 @ 250 μ m





Alpha Program

Validation of manufacturing capability and alignment

- >200 pins per site, 4 sites, 0.25 mm pitch
- Aligned well, passed initial electrical tests

3/2012 Are Spring Contact Probes Valid at Fine Pitch? 14

Summary

Spring contact probes are a preferred technology for $\geq 0.4\text{mm}$ pitch but are challenged at finer pitches.

By embedding the probe barrel in the contactor body significant gains can be made in robustness, alignment, and signal integrity

This approach has potential for all WLCSP pitches: 250 μm , 200 μm , 180 μm , 150 μm

3/2012

Are Spring Contact Probes Valid at Fine Pitch?

15

Acknowledgements

The following persons and organizations were instrumental in the creation of this paper:

Praba Prabakaran, Khaled Elmadbouly, Brad Henry, Dave Henry, Kevin DeFord, Peter Fitzsimmons, Tim Marshall – Interconnect Devices, Inc.

3/2012

Are Spring Contact Probes Valid at Fine Pitch?

16

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

Considerations in the selection of a socket for a plastic molded, thermal enhanced package

Nathanaël Loiseau⁺, Marco Michi^{*}
and Dr. James Forster^{*}
 + Presto Engineering, * WELLS-CTI



2012 BiTS Workshop
 March 4 - 7, 2012



Introduction




Today's device:

- More functionality
- Higher frequency
- More power / thermal dissipation
- Smaller size

Today's HTOL:

- From static to true application environment simulation
- Higher frequency
- Higher current
- More power / thermal dissipation



Thermal considerations of socket and test board become more important

Content

- Technology challenge
- Environment challenge
- Thermal resistance definition
- DUT impact
- PCB impact
- Chamber impact
- Self heating impact
- Socket impact (DOE)
- Conclusion

Definition: HTOL High Temperature Operating Life
 Typically 1000 hours at $T_{ambient}$ 125°C or $T_{junction}$ 150°C.
 But other times and temps are performed

03/2012

Evaluation and Optimization of the Thermal Performance
 of a Socketed Device for an HTOL Application

3

Technology Challenge

Package


- Smaller, integration of several functions, dies
- Power dissipation concentrated
- Smaller surface for thermal exchange

Advance process

- Smaller size, higher frequency
- IC Voltage \searrow \rightarrow IC current \nearrow \rightarrow Current flow \nearrow
 \rightarrow Socket & board self heating \nearrow

Customer willingness

- Static HTOL does not always reveal relevant failure mechanism
- Dynamic HTOL closer to real life conditions



SOURCE: Semiconductor Industry Association.
 The International Technology Roadmap for
 Semiconductors, 2009 Edition. SEMATECH,
 Austin, TX, 2009.

03/2012


Evaluation and Optimization of the Thermal Performance
 of a Socketed Device for an HTOL Application

4

Environment Challenge

Principle for HTOL

$$T_{\text{junction DUT}} = T_a + R_{ja} \times P_{\text{DISS}}$$



- T_a is regulated locally or globally in order to have the correct $T_{\text{junction DUT}}$

T_a must be compatible with

- Other elements temperature (board, socket, components)
- Chamber specification
 (ex: $T_{a_{\text{min}}} = T_{\text{room}} + 30^\circ\text{C}$ if no cooling capability)

03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

5

Thermal Resistance Definition

Thermal resistance for heat transfer

↔ Electrical resistance for charge transfer

Thermal

Important Equation

$$R_{1-2} = \frac{T_1 - T_2}{\text{Heat}/t}$$

Electrical

Important Equation

$$R_{1-2} = \frac{V_1 - V_2}{\text{Charge}/t}$$



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

6

Thermal Resistance Definition


Thermal resistance is

- The characterization of heat transfer between 2 points
- The key point to get thermal equilibrium and T_j under control
 → functionality & reliability of the IC

Thermal resistance is not

- A universal standard
 - JESD 51 → 17 documents
 - MIL-STD-750E → 13 methods
- A standard value available in IC data sheet or package specification

$$1/R_{ja} = 1/R_{jca} + 1/R_{jba}$$



03/2012


Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

7

Thermal Resistance Definition


Soldered device vs Socketed device

- Thermal resistance is typically given in device datasheet for the device soldered to a board in a certain environment
- Thermal resistance of a socketed device is expected to be higher than one soldered to a PCB in same environment. **Mostly unknown.**



Heat dissipation path:

- Die – Case – Ambient
- Die – IC Pads – Board – Ambient



Heat dissipation path:

- Die – Case – **Socket** – Ambient
- Die – IC Pads – **Socket** – Board – Ambient


03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

8

Thermal Resistance Definition

Thermal resistance circuitry for a device in a socket



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application


9

DUT Impact

Thermally enhanced package

= package with a pad dedicated for

- Thermal conduction to ground (always)
- Electrical connection to ground (sometimes)



Package configuration

Leadframe based package
= die attached on metal plate



Laminate based package
= die attached on a pcb



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

10

DUT Impact

Die assembly


Stacked dies + Wire bonding



Stacked dies + Flip-chip



Die / lid ratio



Measure done on 2 socketed device (same package, same HTOL board, difference on die size only)

Device	Package	Die pad	Die	Rja
A	7x7mm	5.1x5.1 mm	2.7x2.5mm	31°C/W
B			3.3x2.5mm	22°C/W

Chip designer choices → Rjc, Rjs, Rjp
Often unknown values when designing an HTOL setup

03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

11

PCB Impact

Example of Rja

HVQFN56 soldered on application boards in same environment

Application board #1			Application board #2		
PCB thickness (mm)	Nbr of layer	PCB size (mm)	PCB thickness (mm)	Nbr of layer	PCB size (mm)
1.17	10	30x60	1.43	10	35x80
Rja = 36.4 °C/W			Rja = 31.6 °C/W		

Material, size, thickness, stack up → Rbb, Rba
In HTOL, depend of chamber size and DUT requirements

03/2012


Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

12

Chamber Impact

From previous BiTS presentations, HTOL chamber often seen like:

- A simple box
- A "tunnel" between BIB's
- "Fresh" air at one side
- Inconsistent air flow between boards
- Extraction of heat capability



For HTOL, JESD22-A108D:

*The environmental chamber shall be capable of maintaining the specified temperature within a tolerance of ± 5 °C throughout the chamber while parts are **loaded and unpowered**.*

For test cost reduction, most often:

- Maximize the number of BIB's in chamber
- Maximize the number of site per BIB

03/2012


Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

13

Chamber Impact

Experimental results with a 1.3W DUT

- Chamber and BIB populated in order to keep maximum air flow around sockets
- Air flow modified on a BIB position by adding a « box » on the socket



Chamber & Life-test Engineer choices → Rba, Rca

03/2012


Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

14


Self Heating Impact

With Joule effect, materials heat up according to $I^2 \times R$

For PCB



For socket contacts



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application


15

Self Heating Impact

If the contacts or board traces generate heat, the heat transfer from the DUT to ambient will change

New contributors

- Q_{pin}
- Q_{board}



03/2012



Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

16

Self Heating Impact

Measure on HTOL board → also illustrates mutual heating between sites

- with 1.3W DUT
- 780mA per DUT
- "1" used as T_j ref



Self heating, mutual heating → R_{sb} , R_{pb} , R_{bb} , R_{ba}

03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

17

Socket Impact

DOE in order to evaluate impact of socket design on global R_{ja}

DUT Vehicle :

- Thermal enhanced HVQFN56 8x8mm
- Laminate based
- 1.3W dissipation
- Always the same IC used

Socket Vehicle :

- Clamshell,
- Surface mount
- 10 different thermal designs

Board Vehicle :

- HTOL board 540x245mm,
- Full application mode simulated (800MHz signals in),
- 16 sites available
- 1 site loaded (always the same)

HTOL chamber Vehicle :

- 16 BIB position available,
- Board vehicle always loaded in same position
- Measure of T_j / R_{ja} at minimum 3 temperatures (only 1 reported in this document)

03/2012


Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

18

Socket Impact

Method used for simulation

- Based on simplified thermal circuitry
- No self heating effect considered
- Package estimation done for R_{jc} , R_{js} , R_{jp} based on die/lid ratio = 0.67
- Chamber air flow unspecified but considered as high value, estimation done for R_{ca} , R_{ba}
- For socket:
 - $R_{sb} = R_{th}(\text{pin}) / \text{nb of signal pin (56)}$
 - $R_{pb} = R_{th}(\text{pin}) / \text{nb of epad pin}$



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

19

Socket Impact



Method used for T_j / R_{ja} measurement on HTOL board

Measure of junction temperature performed in true HTOL condition thanks to an embedded diode

- 1st step: calibration of the diode vs temperature with unbiased IC

Then for a given T_a

- 2nd step: heat up IC (power supplies ON) during 1hr
- 3rd step: measure diode and IC power dissipation. Calculate T_j and R_{ja}



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

20

Socket Impact

Socket / pin variations (1)

Socket Id	Socket reference	Socket description	What do we want to evaluate ?	Results that will be compared								
				1	2	3	4	5	6	7		
A	717P05608-500-A0-01	56 P-pin + 9 P-pin for the die pad	Reference	Yellow		Green	Pink		Purple			
B	717P05608-500-A0-02	56 S-pin + 9 P-pin for the die pad	Impact of a different signal pin type	Yellow	Yellow			Blue				
C	717P05608-500-A0-03	56 S-pin + 36 P-pin for the die pad	Impact of the pad pin number on the die pad		Yellow							
D	717-05608-500-A0-04	56 S-pin + 81 S-pin for the die pad	Impact of a different pin for both signal & die pads			Green						
E	717P05608-500-A0-05	56 P-pin + Thermal button for the die pad	Impact of a different pin structure for the die pad				Pink				Red	
F	717P05608-500-A0-06	56 P-pin + 9 P-pin + BART	Impact of an heatsink with still die pad contacts						Purple		Red	
G	717P05608-500-A0-07	56 P-pin + 1 P-pin + BART	Can heatsink replace the die pad path ?						Purple			
H	717Z05608-500-A0-08	56 Z-pin + 9 Z-pin for the die pad	Impact of a different pin for both signal & die pads			Green						
I	716P05608-500-A0-09	56 S-pin + 9 P-pin for the die pad	Impact of an open top socket vs a clam shell socket					Blue				
J	717P05608-500-A0-10	56 P-pin + Thermal button for the die pad + BART	Cumulative impact of structure for die pad + heatsink								Red	

03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

21

Socket Impact

Socket / pin variations (2)



P-Pin

$R_{th} = 2,080^{\circ}\text{C/W}$



S-Pin


$R_{th} = 12,464^{\circ}\text{C/W}$




Z-Pin

$R_{th} = 1,100^{\circ}\text{C/W}$


pogos on die pad



Thermal button on die pad ($R_{th} = 9^{\circ}\text{C/W}$)



BART = heatsink on the cover ($R_{th} = 25^{\circ}\text{C/W}$)



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application



22

Socket Impact

Different signal pin type

Socket Id	Socket reference	Socket description
A	717P05608-500-A0-01	56 P-pin + 9 P-pin for the die pad
B	717P05608-500-A0-02	56 S-pin + 9 P-pin for the die pad

- Measurements confirm that thermal performance of B is worse than A
- This is due to the difference in pin performance
- For B, simulation is more conservative than actual



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application



23

Socket Impact

Number of pins on the die pad

- Increasing the number of pins on the die pad improves the thermal performance
- For C, simulation close to actual. Signal path become negligible due to number of P-pin on die pad

Socket Id	Socket reference	Socket description
B	717P05608-500-A0-02	56 S-pin + 9 P-pin for the die pad
C	717P05608-500-A0-03	56 S-pin + 36 P-pin for the die pad



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application


24


Socket Impact

Different pin type for both signal & die pad


Socket Id	Socket reference	Socket description
A	717P05608-500-A0-01	56 P-pin + 9 P-pin for the die pad
D	717-05608-500-A0-04	56 S-pin + 81 S-pin for the die pad
H	717205608-500-A0-08	56 Z-pin + 9 Z-pin for the die pad

- Global thermal performance is influenced by the thermal characteristics of the pin chosen
- Variation between simulation and actual data but trend correct






A
P-Pin



D
S-Pin



H
Z-Pin


03/2012 Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application 25


Socket Impact

Different pin structure for the die pad


- Thermal button improve global R_{ja}
- But was not able to get all the gain expected by thermal button (too few vias between die pad and ground plane)

Socket Id	Socket reference	Socket description
A	717P05608-500-A0-01	56 P-pin + 9 P-pin for the die pad
E	717P05608-500-A0-05	56 P-pin + Thermal button for the die pad





A
P-Pin



E
Thermal Button

03/2012 Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application 26

Socket Impact Open-top vs Clamshell design


Socket Id	Socket reference	Socket description
B	717P05608-500-A0-02	56 S-pin + 9 P-pin for the die pad
I	716P05608-500-A0-09	56 S-pin + 9 P-pin for the die pad

- Simulation sees no difference between clamshell and open top socket
- Actual data shows that open top is worse than clamshell



Rjca is through

- package surface only with open top socket
- by whole socket surface with clamshell



03/2012



Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

27

Socket Impact Integrated heatsink

- Even though thermally enhanced package is designed to dissipate heat through the thermal pad on the bottom, adding a heatsink improve Rjca thus global Rja
- This is confirmed by simulation and actual

Socket Id	Socket reference	Socket description
A	717P05608-500-A0-01	56 P-pin + 9 P-pin for the die pad
F	717P05608-500-A0-06	56 P-pin + 9 P-pin + BART
G	717P05608-500-A0-07	56 P-pin + 1 P-pin + BART



03/2012

Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application

28

Socket Impact

Cumulative impact of button & heatsink

Socket Id	Socket reference	Socket description
E	717P05608-500-A0-05	56 P-pin + Thermal button for the die pad
F	717P05608-500-A0-06	56 P-pin + 9 P-pin + BART
J	717P05608-500-A0-10	56 P-pin + Thermal button for the die pad + BART

- Using best performance Rjba (thermal button) and Rjca (heatsink) improves global Rja

Thermal Button

Heatsink

03/2012 Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application 29

Socket Impact

Socket Id	Socket reference	Socket description	Thermal Ranking	
			simulation	measure
A	717P05608-500-A0-01	56 P-pin + 9 P-pin for the die pad	6	6
B	717P05608-500-A0-02	56 S-pin + 9 P-pin for the die pad	9	9
C	717P05608-500-A0-03	56 S-pin + 36 P-pin for the die pad	7	7
D	717-05608-500-A0-04	56 S-pin + 81 S-pin for the die pad	8	8
E	717P05608-500-A0-05	56 P-pin + Thermal button for the die pad	2	5
F	717P05608-500-A0-06	56 P-pin + 9 P-pin + BART	3	2
G	717P05608-500-A0-07	56 P-pin + 1 P-pin + BART	4	3
H	717205608-500-A0-08	56 Z-pin + 9 Z-pin for the die pad	5	4
I	716P05608-500-A0-09	56 S-pin + 9 P-pin for the die pad	9	10
J	717P05608-500-A0-10	56 P-pin + Thermal button for the die pad + BART	1	1

Related to pcb design

Socket thermal design → Rsb, Rpb, Rca


03/2012 Evaluation and Optimization of the Thermal Performance of a Socketed Device for an HTOL Application 30

Socket Impact

Socket Id	Socket reference	Socket description
B	717P05608-500-A0-02	56 S-pin + 9 P-pin for the die pad
C	717P05608-500-A0-03	56 S-pin + 36 P-pin for the die pad
D	717-05608-500-A0-04	56 S-pin + 81 S-pin for the die pad
"standard"	717-05608-500-A0-xx	56 S-pin + 1 or little S-pin matrix for the die pad

And what about a "standard" socket based on package mechanical parameters only ?

- B socket is the same as C with less P-pins on die pad
- "standard" would be the same as D with less S-pins on die pad



"Package Outline Drawing" is not enough for socket selection

03/2012

 Evaluation and Optimization of the Thermal Performance
 of a Socketed Device for an HTOL Application

31

Conclusion

- DOE shows that *simulations and actual data follow the same tendency*. But amplitudes appear different due to incomplete/unknown information such as accurate design/package information or considering self heating of the contacts.
- In fact, *the real simulation « fine-tuning » is all in the details* i.e. the more detailed the information which is considered (such as precise package structure, die/lid ratio, lid material, precise socket/pcb setup...) always improves the accuracy of the simulation data
- Since device and chamber contribution in thermal performance can not be modified, *socket thermal design becomes an increasingly important factor* to consider and optimize the overall thermal performance (R_{ja}) of the device-socket-board structure during an HTOL test.
- **But ... even with an « optimal socket design » the benefit of this upfront accurate design will be lost if other aspects such as board design and population, chamber population and ventilation... are not taken into account by the lifestest engineers.**

03/2012

 Evaluation and Optimization of the Thermal Performance
 of a Socketed Device for an HTOL Application

32

Wall-extended Coaxial Socket

Collins Sun, Justin Liu, Jack Liang
WinWay Technology Co., Ltd.
Kuan-Chung Lu; Tzyy-Sheng Horng
National Sun Yat-Sen University



2012 BiTS Workshop
March 4 - 7, 2012




Content

- Introduction to wall-extended coaxial socket
- How to achieve the design concept?
- Socket test performance
- Summary

Coaxial socket
=Performance oriented product!!

Introduction to wall-extended coaxial socket
Why Coaxial Structure?

- *High testing speed demand (Digital)*
- *Highly customized product (RF)*
- Well Impedance control and wide bandwidth
- Noise shield (Crosstalk reduction)
- Not limited by the physical length




3/2012

Wall-extended Coaxial Socket

3

Introduction to wall-extended coaxial socket



Wall-extended Coaxial Socket structure




3/2012

Wall-extended Coaxial Socket


4



Introduction to wall-extended coaxial socket
Metal housing connected to PCB GND.




Introduction to wall-extended coaxial socket
Noise Shielding




How to achieve the design concept?

Parallel pair conductor transmission line theory



βl

Z_0



S-G Configuration

β : wave number
 l : pin length

$$Z_0 = \sqrt{\frac{L}{C}}$$


Z_0 =Characteristic Impedance

$$L_{(S-G)} = \frac{\mu}{\pi} \cosh^{-1}\left(\frac{D}{2a}\right) \cdot l_{pin}$$

$$C_{(S-G)} = \frac{\pi\epsilon}{\cosh^{-1}\left(\frac{D}{2a}\right)} \cdot l_{pin}$$

3/2012
Wall-extended Coaxial Socket
9

How to achieve the design concept?



S-G Configuration

$$L_{(S-G)} = \frac{\mu}{\pi} \cosh^{-1}\left(\frac{D}{2a}\right) \cdot l_{pin}$$

$$C_{(S-G)} = \frac{\epsilon\pi}{\cosh^{-1}\left(\frac{D}{2a}\right)} \cdot l_{pin}$$

$$L_{GSG} = \frac{3}{4} \times L_{S-G}$$

$$L_{+GND} = \frac{5}{8} \times L_{S-G}$$

$$\vdots$$

$$L_{full} = \frac{1}{2} \times L_{S-G}$$

$$C_{GSG} = \frac{4}{3} \times C_{S-G}$$

$$C_{+GND} = \frac{8}{5} \times C_{S-G}$$

$$\vdots$$

$$C_{full} = 2 \times C_{S-G}$$

Characteristic impedance of lossless line:

$$Z_0 = \sqrt{\frac{L}{C}}$$

→ Coaxial socket !!

3/2012
Wall-extended Coaxial Socket
10

How to achieve the design concept?

Consider coaxial socket as the multi-stage transmission line

$$L = \frac{\mu}{2\pi} \ln\left(\frac{b}{a}\right) \cdot l_{pin}$$

$$C = \frac{2\pi\epsilon}{\ln\left(\frac{b}{a}\right)} \cdot l_{pin}$$

$$L_{(S-G)} = \frac{\mu}{\pi} \cosh^{-1}\left(\frac{D}{2a}\right) \cdot l_{pin}$$

$$C_{(S-G)} = \frac{\pi\epsilon}{\cosh^{-1}\left(\frac{D}{2a}\right)} \cdot l_{pin}$$

Coaxial region

Insulating region

Parameter Definition:
a: Pin diameter; b: Pin hole ; D: signal to ground distance

3/2012
Wall-extended Coaxial Socket
11

How to achieve the design concept?

Consider coaxial socket as the multi-stage transmission line

$\begin{bmatrix} A_1 & B_1 \\ C_1 & D_1 \end{bmatrix}$
 $\begin{bmatrix} A_2 & B_2 \\ C_2 & D_2 \end{bmatrix}$
 $\begin{bmatrix} A_3 & B_3 \\ C_3 & D_3 \end{bmatrix}$

Insulating region

Coaxial region

Insulating region

$\begin{bmatrix} A_t & B_t \\ C_t & D_t \end{bmatrix} = \begin{bmatrix} A_1 & B_1 \\ C_1 & D_1 \end{bmatrix} \begin{bmatrix} A_2 & B_2 \\ C_2 & D_2 \end{bmatrix} \begin{bmatrix} A_3 & B_3 \\ C_3 & D_3 \end{bmatrix}$

3/2012
Wall-extended Coaxial Socket
12


How to achieve the design concept?

Total Impedance Calculation


$$\begin{bmatrix} A_t & B_t \\ C_t & D_t \end{bmatrix} = \begin{bmatrix} A_1 & B_1 \\ C_1 & D_1 \end{bmatrix} \begin{bmatrix} A_2 & B_2 \\ C_2 & D_2 \end{bmatrix} \begin{bmatrix} A_3 & B_3 \\ C_3 & D_3 \end{bmatrix}$$

$$\begin{bmatrix} A_t & B_t \\ C_t & D_t \end{bmatrix} = \begin{bmatrix} \cos \beta l_t & jZ_{0t} \sin \beta l_t \\ jY_{0t} \sin \beta l_t & \cos \beta l_t \end{bmatrix}$$

$Y_0 = 1/Z_0$




$$Z_{0t} = \sqrt{\frac{B_t}{C_t}} = \frac{A_1 A_2 B_3 + B_1 C_2 B_3 + A_1 B_2 D_3 + B_1 D_2 D_3}{C_1 A_2 A_3 + D_1 C_2 A_3 + C_1 B_2 C_3 + D_1 D_2 C_3}$$



3/2012 Wall-extended Coaxial Socket 13


How to achieve the design concept?

Impedance control of coaxial socket can perform outstandingly!!



Insulating housing
 $\epsilon_r = 3.3; \tan \delta = 0.001$

Metal housing



Impedance (Ω)


Radius of pin hole

3/2012 Wall-extended Coaxial Socket 14

Socket test performance


Measurement setup

Double-Sided Probing System



3/2012

Test-Fixture




15


Wall-extended Coaxial Socket

Socket test performance

The comparison of simulation and real measurement







■ Magnitude (dB)



■ Phase (degree)

3/2012 Wall-extended Coaxial Socket 16







Socket test performance

Eye diagram comparison

Plastic socket







Wall-extended coaxial socket



Design	Plastic Socket		Wall-extended coaxial socket	
Condition	40Gb/s			
Pin arrangement	GSG	GS	GSG	GS
Eye Height (mV)	263.55	196.26	282.24	216.82
Eye Width (s)	2.23E-11	1.62E-11	2.27E-11	1.83E-11
Eye Jitter (PP)	2.72E-12	8.81E-12	2.27E-12	6.71E-12

3/2012
Wall-extended Coaxial Socket
21

Socket test performance

Real Package test result	Shmoo Plot	TX eye opening
<div style="text-align: center;"> <p>PCIe Gen 3 Pass!!</p> </div> <p style="text-align: center;">Wall-extended coaxial socket</p>		
<p style="text-align: center;">Plastic socket (3.0mm)</p>		

3/2012
Wall-extended Coaxial Socket
22

Summary

- Wall-extended coaxial design could effectively improve the RF performance compared with ordinary coaxial design and plastic socket.
- The highly customized techniques were necessary to meet the various application.

3/2012

Wall-extended Coaxial Socket

23

Acknowledgment

- Special thanks to Prof. Horng and his outstanding group of NSYSU, Kaohsiung, Taiwan for the cooperation and reviewing the presentation.

3/2012

Wall-extended Coaxial Socket

24