

ARCHIVE 2011

SIGNAL AND POWER INTEGRITY IN THE TEST INTERFACE

by

Jason Mroczkowski RF Engineering and Product Manager Multitest Electronic Systems, Inc. **Ryan Satrom** Signal Integrity Engineer Multitest Electronic Systems, Inc.

ABSTRACT

The instructors for the Tutorial are Jason Mroczkowski & Ryan Satrom of Multitest Electronic Systems, Inc. Both are well known in the socket industry for their high frequency modeling, analysis and design expertise. In this tutorial they'll deliver a comprehensive Tutorial focused specifically on ATE hardware.

This tutorial will expose the audience to the real world implications of designing test hardware to meet various signal integrity and power integrity needs. The tutorial will start by defining the terminology for analog and digital products. The tutorial will move on to present a range of past problematic designs showing real examples of signal and power integrity failures. Armed with a common terminology and previous experience, the tutorial then moves into its main section of providing the attendees with methods to design hardware to meet both the power and signal integrity specifications. Topics ranging from S-parameters, impedance targets, crosstalk, capacitor and inductor fundamentals, measurement equipment, modeling equipment and hardware selection will all be presented during the tutorial.

COPYRIGHT NOTICE

The papers in this publication comprise the pre-workshop Proceedings of the 2011 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the 2011 BiTS Workshop. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop, LLC.



Signal and Power Integrity in the Test Interface

Jason Mroczkowski, Ryan Satrom Multitest



2011 BiTS Workshop March 6 - 9, 2011

About Multitest economy through technology



3/2011

Multitest is a global one-stop supplier for leading test equipment at best cost of test.

z.multitest

- The Dover group and Multitest's financial strength assure a long-term partnership.
- > Decades of experience result in comprehensive understanding of the industry.

BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface



Semiconductor Industry
 Semiconductor market led by: Consumer products iPad, smartphones, netbooks, convenience products Green Energy communications, appliances, transportation, industrial "More than Moore" SOP, SIP, 3D packaging Parallelism has allowed faster processing than Moore's Law 8% annual frequency growth rate 4% annual supply voltage reduction rate
Data courtesy of New Venture Research 2010 and ITRS 20103/2011BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface4



Semiconductor Device Trends

- Microprocessors (MPU)
 - Highest revenue semiconductor device
 - Flip-Chip BGA moving toward FBGA
 - Most technological advancements
 - Up to 3.5GHz
 - High Power (~150A)
- Memory
 - Second highest revenue device
 - DDR3 up to 2Ghz
 - DDR4, XDR up to 4GHz
 - FBGA's shifting toward WLP

- Logic
 - FPGA, ASIC, PLDs (largest dies)
 - Flip-Chip BGA (up to ~2000)
 - 25-32 Gbps next Gen
 - Analog
 - Wireless, 4G, 802n, GSM, etc.
 - Smaller packaging QFN, WLP
 - High electrical performance
 - Consumer up to 6GHz
 - Satellite ~30GHz
 - Automotive up to 77GHz

5

Data courtesy of New Venture Research 2010 and ITRS 2010

3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface





Signal Integrity Concepts

BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface

3/2011

2011 BiTS Workshop ~ March 6 - 9, 2011

8



9

Signal Integrity Concepts Overview

- What is Signal Integrity?
- Inductance and Capacitance
- Insertion Loss and Return Loss
- S-Parameters
- Impedance
- TDR
- Differential Signals
- Analog-to-Digital Conversions
- Eye Diagrams
- Simulation Techniques

3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface









2011





15

Impedance

- Two cases: Z_{SRC}=Z_{LOAD}, Z_{SRC}≠Z_{LOAD}
- For Z_{SRC}=Z_{LOAD}:
 - Interface designed to match impedance throughout interface
 - Most common impedance is 50Ω single-ended (100 Ω differential)
- For $Z_{SRC} \neq Z_{LOAD}$:
 - Optimal performance requires interface tuning
 - Tuning optimizes performance within specific frequency band
 - Tuning is achieved by placing inductors and/or capacitors in path**







2011





19

Differential Signals

Advantages

- Reduces Simultaneous Switching Output (SSO) Noise
 - SSO is caused by multiple signals changing the same direction simultaneously
 - · Complementary signal changes cancel out, reducing total noise
- Noise Immunity
 - · Noise reaching both lines is cancelled out
 - Noise seen on one line has half the impact:
 - Example: 0.1V noise on 1V line
 - Single-Ended: V_{NOISE} = 0.1V / 1V = 10%
 - Differential: $V_{NOISE} = 2.1V / 2V = 5\%$

Disadvantages

- Requires twice the number of signal lines
- Can add EMI if not properly balanced

3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface

















General PCB Guidelines					
 In general, most loss in test interface is due to the PCB PCB trace length ≈ 4"-16" Contactor probe length ≈ 0.05"-0.3" PCB trace length >> contactor probe length PCB loss mainly due to length, not reflections Impedance typically controlled within ±10% Reflections are minimized 					
		PCB	Contactor		
	Length	Long	Short		
	Impedance Control	Easy	Difficult		
3/2011 BITS 2	011 Tutorial: Signal	and Power Integ	rity in the Test In	terface 28	













Typical PCB Insertion Loss Values

	(-1dB) <u>Stripline</u>	(-1dB) <u>Microstrip</u>
• 2" Trace	3-7 GHz	4-10 GHz
• 4" Trace	1-3 GHz	1.5-4.5 GHz
• 8" Trace	0.4-1.2 GHz	0.6-1.8 GHz
• 16" Trace	0.1-0.4 GHz	0.2-0.7 GHz
3/2011 BiTS 2011 Tutorial:	Signal and Power Integrity in the Tes	st Interface 34















41

4) Performance is not *Black Magic*

- Two probes with similar length/diameter will have similar performance
- Beware of specifications that don't seem to make sense
- 5) Shorter probes are better because they minimize the mismatch
 - If impedance is matched, length is only a very minor issue
- 6) Tuning applications are the exception to the rule
 - Shorter, higher bandwidth probe not always best solution
 - Requires component tuning on PCB to optimize performance**

**Tuning is required when Z_{SOURCE} ≠ Z_{TERM}; See "Tuning a PCB/Contactor to Your Device", Ryan Satrom, BiTS 2009.

3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface









45

Contactor Designs – Changing Dielectric

Is it worth modifying dielectric for RF performance?

- Sometimes for High-speed single-ended signals
 - Depends on pitch, ground configuration, frequency
 - Difference may be seen above ~2 GHz
 - Choose on case-by-case basis Performance will just as often degrade as it will improve
- Rarely for high-speed differential signals
 - Differential signals typically have good impedance match through contactor







47

Contactor Designs – Coaxial

Is it worth using a coaxial contactor?

- Sometimes for High-speed single-ended signals
 - Depends on pitch, ground configuration, frequency
 - Potential benefit may be seen above ~2 GHz
- Never for High-speed differential signals
 - Differential signals typically have good impedance match through contactor without coax
 - Differential signals benefit from coupling between complementary signals – Coax removes this benefit

3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><image>







Contactor Designs – QFP Grounding

- If device has small ground pad, ground slug can improve performance
 - Ground probe locations will be limited by size of ground pad
 - Ground slugs can get much closer to signal pins







Contactor Performance w/ PCB Launch G-S (🚥 📾) Configuration

2011



Contactor Performance w/ PCB Launch G-S-G (📾 📾 👓) Configuration



Contactor Performance w/ PCB Launch G-S-S-G (🕬 🕫 💷) Configuration

2011







59

System Rules of Thumb

- What is the loss budget for a typical system?
- Industry rule of thumb is -3dB:

-1dB \rightarrow Contactor

- + $-1dB \rightarrow PCB$
- <u>+ -1dB</u> \rightarrow Everything else^{**}
 - -3dB \rightarrow System
- -3dB is a VERY rough approximation
- Actual loss can be much more, up to -20dB
- Several variables dictate actual requirements



3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface











63

Analog Applications

- -3dB rule of thumb is insufficient
- Some applications can handle up to -10dB
- Concern is narrowband (one specific frequency range) instead of broadband
- Tuning is often required for analog signals to optimize performance



3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface

Realistic Loss Expectations





Realistic Loss Expectations

 Simulation Example Results 				
Tester Via \rightarrow PCB Trace \rightarrow PCB/Contactor				
	<u>(-3dB)</u>			
 System w/ 2" Trace 	3-20 GHz			
 System w/ 4" Trace 	2.5-10 GHz			
 System w/ 8" Trace 	1.5-6 GHz			
 System w/ 12" Trace 	1-4 GHz			
 System w/ 16" Trace 	0.7-3 GHz			
3/2011 BiTS 2011 Tutorial: Signal and Power Integr	rity in the Test Interface 65			

Realistic Loss Expectations					
Simulation Example Results					
 Variables that impact bandwidth 					
	Lower S ₂₁	Higher S ₂₁			
Backdrill	No	Yes			
Topology	Stripline	Microstrip			
Trace Width	Narrow	Wide			
PCB Material	FR4-type	Exotic			
Signal Layer	Close to Surface	Close to Center			
• Z _{CONTACTOR}	GS	GSG, GSSG			
3/2011 BiTS 2011 Tutorial: Sig	gnal and Power Integrity in the Tes	t Interface 66			













2011





Considerations for ATE Environment

Contactor

3/2011

- Increases distance to capacitors
- Limited specifications
 - Detailed device power consumption unavailable
 - Requires approximations to be made for PDN design
 - Wide range of devices
 - Requires generic rules and conservative design







74



Impedance in Power Delivery Network

SI Impedance Ideal $Z = 50\Omega$ Ideal $Z \rightarrow$ high bandwidth Instantaneous impedance Time domain $\int Z = \sqrt{\frac{L}{C}}$ $\int U = R + 2\pi f L + \frac{1}{2\pi f C}$

3/2011

2011 BiTS Workshop ~ March 6 - 9, 2011

BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface

76



























PDN Region #2: Bulk Capacitors



- Bulk capacitance must keep impedance below Z_{TARGET} beyond 5kHz
- Bulk capacitor ESR typically 2-100mΩ
- Equation for impedance of a capacitor:

$$Z_C = \frac{1}{2\pi f_{MAX}C}$$

• Using f=5kHz and Z_{TARGET} = 1m Ω

$$C_{BULK} > \frac{1}{Z_{TARGET} * 2\pi * 5kHz} = 30,000 \mu F$$

Total C_{BULK} will be split up between multiple capacitors with value of C_{BULK}/n, where n= # of capacitors
 3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface 90







PDN Region #3: Bypass/PCB/Contactor

- One capacitor per pin (250 capacitors total)
- C_{BYPASS} set to 1000µF to minimize impedance peak (250 x 4µF)
- L_{BYPASS} varies from 2.5nH-7.5nH (3nH is used)
- Plot shows impact from varying contactor inductance
- Results in f_{MAX} from 6MHz-16MHz





















PDN Example Limitations



- The only way to meet the target impedance is to decrease inductance (L_{BYPASS}, L_{PKG}) or increase capacitance (C_{PKG}, C_{DIE})
- Design may cause problems if device has a large number of signals in the 100MHz range
- Impedance target can be very difficult to meet across all frequencies

3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface

104





2011 **Tutorial** Appendix 1 – Modifying PCB Impedance There are several factors that impact impedance <u>Z</u> In PCB Traces: Trace Width Trace Thickness Trace Length \leftrightarrow **Minor impact 3/2011 BiTS 2011 Tutorial: Signal and Power Integrity in the Test Interface 107









