

## **ARCHIVE 2011**

#### **CRANKING UP THE FREQUENCY**

**Evaluation of Contactor Impedance Mismatch on RF Performance** 

James Migliaccio, John Capwell—RF Micro Devices

#### **Contact Optimization for Signal and Power Integrity**

Gert Hohenwarter-GateWave Northern, Inc.

#### A Complete High Frequency Interconnect Scheme for Testing >20Gb/s Interfaces

Thomas P. Warwick, Thomas Smith, Dan Turpuseema-R&D Circuits

#### Frequency-Domain and Time-Domain Impact of Spring-Probe Socket Geometry on High-Speed IO Testing

Se-Jung Moon, Selim S. Akbay, Mustapha Abdulai—Intel Corporation

#### **COPYRIGHT NOTICE**

The papers in this publication comprise the pre-workshop Proceedings of the 2011 BiTS Workshop. They reflect the authors' opinions and are reproduced here as they are planned to be presented at the 2011 BiTS Workshop. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop, LLC.



Session 1 Cranking up the Frequency

RFMD will

## **Evaluation of Contactor** Impedance Mismatch on **RF** Performance

James Migliaccio / John Capwell **RF Micro Devices** 



2011 BiTS Workshop March 6 - 9, 2011

### **Problem Description**

Most RF measurement systems are  $50\Omega$ 

Typically this characteristic impedance (50 $\Omega$ ), can be maintained from the tester to the contactor

The impedance through the contactor to the DUT may not be  $50\Omega$ 

This presentation will investigate what effect this mismatch has on measurement performance

3/2011 Evaluation of Contactor Impedance Mismatch on RF Performance

> Paper #1 1



**Cranking up the Frequency** 

3









Cranking up the Frequency

5

### **Simplifying Assumptions**

- A source is connected to a load by a transmission line (contactor) of characteristic impedance of Z<sub>o</sub> and length d
- The source Vg and series impedance of Z<sub>g</sub> can be thought of an input impedance of Z<sub>i</sub>
- The load impedance is Z<sub>L</sub>







Cranking up the Frequency

### VSWR

The standing waves on the line yields a couple equations

The voltage reflection coefficient of the load impedance is defined as

$$\Gamma = \frac{Z_L - Z_o}{Z_L + Z_o}$$

The standing wave ratio Vmax/Vmin or VSWR is

$$S = \frac{1+|\Gamma|}{1-|\Gamma|}$$

3/2011 Evaluation of Contactor Impedance Mismatch on RF Performance



iper #1 4

![](_page_5_Figure_0.jpeg)

![](_page_5_Figure_1.jpeg)

![](_page_5_Figure_2.jpeg)

![](_page_6_Picture_0.jpeg)

**Cranking up the Frequency** 

![](_page_6_Figure_3.jpeg)

![](_page_6_Figure_4.jpeg)

Paper #1

![](_page_7_Picture_0.jpeg)

**Cranking up the Frequency** 

![](_page_7_Figure_3.jpeg)

![](_page_7_Figure_4.jpeg)

![](_page_7_Figure_5.jpeg)

![](_page_8_Picture_0.jpeg)

Cranking up the Frequency

15

### Conclusion

- The frequency (wavelength) and characteristic impedance of the contactor changes what impedance the DUT sees
- The impedance can be inductive or capacitive depending on the electrical length
- The frequency of operation makes a difference when dealing with losses and lossy transmission lines
- The higher the frequency, the greater the effect discontinuities will have on the DUT

3/2011 Evaluation of Contactor Impedance Mismatch on RF Performance

Paper #1 8

![](_page_9_Picture_0.jpeg)

Session 1 Cranking up the Frequency

## **Contact Optimization for Signal and Power Integrity**

### **Gert Hohenwarter GateWave Northern, Inc.**

![](_page_9_Picture_4.jpeg)

2011 BiTS Workshop March 6 - 9, 2011

![](_page_9_Picture_6.jpeg)

![](_page_9_Figure_7.jpeg)

![](_page_10_Picture_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_10_Figure_2.jpeg)

![](_page_11_Figure_0.jpeg)

![](_page_11_Figure_1.jpeg)

![](_page_12_Figure_0.jpeg)

![](_page_12_Figure_1.jpeg)

![](_page_12_Figure_2.jpeg)

![](_page_13_Picture_0.jpeg)

**Cranking up the Frequency** 

Trend tabl	es: Electr	ical vs. n	nechan	ical charac	cteristics
	Mechanical parameters			Properties	
Electrical characteristics	diameter	length	pitch	conductivity	dielectric constant
L	vvv	^^	^^		
С	~~~	~~	vv		~~
Lm	vv	~~	vv		
Cm	vv	~^	vv		~~
Cres	vv	~^	-	vv	
Zo	vvv		~~		vv
td		~~	1222		^
Legend:			~~~	strong increase increase	
An increase	of the table n	arameter	100	neutral	
			vv	decrease	
results in the	e tollowing ch	ange>	vvv	strong decrease	
			۷^	either way	
3/2011	9				

#### Trend tables: Electrical characteristics vs. performance

![](_page_13_Figure_5.jpeg)

![](_page_13_Figure_6.jpeg)

![](_page_14_Picture_0.jpeg)

Cranking up the Frequency

Trend tables: Physical characteristics vs. performance									
-	Mechanical parameters			Properties					
Performance parameters	diameter	length	pitch	conductivity	dielectric constant				
S11	٧^	^	٧^		v^				
S21	v^	^	v^	1777	v^				
S41	٧^	^	v^		v^				
didt	v	^	^						
Zpds	v	^	^						
Rdc	v	^		v					
Qdot	v	^	v	v					
These tables are based on basic mathematical relations and frequently observed responses- they are only meant to serve as a guide.									
3/2011 Contact Optimization for Signal and Power Integrity 11									

#### Impact of dimensions Pitch and diameter Diameter Pitch 90 80 70 60 50 40 30 20 10 0 .1 d=.5; e=2 =.<del>6; e=2</del> Z [Ohm] td [ps] Z [Ohm] td [ps] 0.9 0.2 0.3 0.6 0.7 1.1 0.4 0.5 0.5 1.2 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 d=.5; e=2 L [nH] C [pF] L [nH] C [pF] 0.8 0.6 0.2 0 0 1.1 0.7 0.9 0.5 0.1 0.2 0.3 0.4 0.5 0.6 Mutuals will change significantly, too 3/2011 Contact Optimization for Signal and Power Integrity

![](_page_14_Figure_5.jpeg)

![](_page_15_Picture_0.jpeg)

Cranking up the Frequency

![](_page_15_Figure_3.jpeg)

![](_page_15_Figure_4.jpeg)

![](_page_15_Figure_5.jpeg)

![](_page_16_Picture_0.jpeg)

Cranking up the Frequency

![](_page_16_Figure_3.jpeg)

![](_page_16_Figure_4.jpeg)

![](_page_17_Picture_0.jpeg)

**Cranking up the Frequency** 

![](_page_17_Figure_3.jpeg)

#### Impact of pin dimensions on PI L= f (dia, pitch) [nH] nΗ 2.5 2 1.5 v<sub>noise</sub> ~ 1 length, 0.5 di/dt 0 <sup>0.1</sup> <sub>0.2</sub> <sub>0.3</sub> <sub>0.4</sub> <sub>0.5</sub> 1.65 1.15 0.65 0.15 The boundaries in the 3D representation define design limits 3/2011 Contact Optimization for Signal and Power Integrity

Paper #2 9

![](_page_18_Picture_0.jpeg)

![](_page_18_Figure_1.jpeg)

![](_page_19_Picture_0.jpeg)

**Cranking up the Frequency** 

![](_page_19_Figure_3.jpeg)

![](_page_19_Figure_4.jpeg)

![](_page_19_Figure_5.jpeg)

![](_page_20_Picture_0.jpeg)

![](_page_21_Picture_0.jpeg)

### 1) Purpose and Outline

#### Purpose –

To outline the forthcoming challenges for very high data rate devices and to discuss emerging technologies that help address these issues.

#### Outline -

- Understanding the unique challenges of >20GB/s data rate applications
- The Test Philosophy and its interconnect Implications
- Common Industry Limitations
- Emerging Solutions with Test and Simulation Data
- Concluding Comments

A Complete High Frequency Interconnect Scheme for Testing >20GB/s Interfaces

Paper #3

![](_page_22_Figure_0.jpeg)

![](_page_22_Figure_1.jpeg)

Paper #3 2

![](_page_23_Figure_0.jpeg)

![](_page_23_Figure_1.jpeg)

Paper #3 3

![](_page_24_Picture_0.jpeg)

**Cranking up the Frequency** 

![](_page_24_Figure_3.jpeg)

![](_page_24_Figure_4.jpeg)

![](_page_25_Figure_0.jpeg)

#### 4) Problems in the Industry: PC Board Losses

![](_page_25_Figure_2.jpeg)

![](_page_25_Figure_3.jpeg)

![](_page_26_Figure_0.jpeg)

#### 4) Problems in the Industry: Repeatability

![](_page_26_Figure_2.jpeg)

Paper #3

![](_page_27_Picture_0.jpeg)

![](_page_27_Figure_1.jpeg)

![](_page_27_Figure_2.jpeg)

![](_page_28_Picture_0.jpeg)

![](_page_28_Figure_1.jpeg)

Paper #3 8

![](_page_29_Picture_0.jpeg)

![](_page_29_Figure_1.jpeg)

#### 6) Concluding Comments

- >20GB/s data transmission will require greater consideration of common high speed concerns, such as socket interfaces, vias, trace loss, and crosstalk.
- Some significant growing and new concerns include trace tolerance, required use of thinner lines (and thus higher losses), resonant structures, and much greater bandwidths.
- The test environment must now be evaluated on repeatability and duplication, not just absolute error.
- Emerging technologies do provide a repeatable path to >20GB/s. These include ultra low profile sockets (elastomers), embedded coupling capacitors, coaxial / twin axial vias, and embedded coaxial structures.

11 A Complete High Frequency Interconnect Scheme for Testing >20GB/s Interfaces

Paper #3 9

![](_page_30_Picture_0.jpeg)

Cranking up the Frequency

#### Acknowledgements

#### The authors wish to acknowledge or reference:

Dane Thompson, PhD, Ansys Corporation, for his patient assistance in helping with 3D EM modeling (Ansoft HFSS).

Hongjun Yao, PhD, Qualcomm Corporation, for his tutorials on pitch and pin-out patterns.

David Waite, PhD, Qualcomm Corporation, for his assistance with PC board process variation issues.

(1) Moreira, J., and Workmann PhD, H., <u>Automated Testing of High Speed</u> <u>Interfaces</u>, Artech House, Norwood, MA,© 2010, ISBN 13 978-1-060783-983-5

(2) Warwick, T., Turpuseema, D., "The Quest for the Perfect Loadboard: Understanding the Issues and Technology Advances in Device-to-Tester Interface Assemblies" <u>Proceedings of the 2010 Silicon Valley Test Conference</u>, San Jose, CA, Nov. 8, 2010

11 A Complete High Frequency Interconnect Scheme for Testing >20GB/s Interfaces

19

![](_page_31_Picture_0.jpeg)

Session 1 Cranking up the Frequency

#### **Frequency-Domain and Time-Domain Impact** of Spring-Probe Socket Geometry on **High-Speed IO Testing**

Se-Jung Moon Selim S. Akbay, Mustapha Abdulai **Intel Corporation** 

![](_page_31_Picture_4.jpeg)

2011 BiTS Workshop March 6 - 9, 2011

![](_page_31_Picture_6.jpeg)

![](_page_31_Figure_7.jpeg)

![](_page_32_Picture_0.jpeg)

![](_page_32_Figure_1.jpeg)

![](_page_33_Picture_0.jpeg)

Cranking up the Frequency

## Spring-Probe Socket Model

![](_page_33_Picture_4.jpeg)

![](_page_33_Picture_5.jpeg)

Paper #4

![](_page_34_Picture_0.jpeg)

**Cranking up the Frequency** 

4

![](_page_34_Figure_3.jpeg)

### EVM (Error Vector Magnitude)

![](_page_34_Figure_5.jpeg)

![](_page_35_Picture_0.jpeg)

Cranking up the Frequency

![](_page_35_Figure_3.jpeg)

![](_page_35_Figure_4.jpeg)

![](_page_36_Picture_0.jpeg)

![](_page_36_Figure_1.jpeg)

![](_page_37_Picture_0.jpeg)

Cranking up the Frequency

![](_page_37_Figure_3.jpeg)

![](_page_37_Figure_4.jpeg)

![](_page_38_Picture_0.jpeg)

3/2011

Session 1

**Cranking up the Frequency** 

15

### **Optimization in Frequency-Domain Metric**

![](_page_38_Figure_4.jpeg)

region, the optimized design structure changes.

Frequency-Domain and Time-Domain Impact of Spring-Probe Socket Geometry on High-Speed IO Testing

![](_page_38_Figure_7.jpeg)

![](_page_39_Picture_0.jpeg)

Cranking up the Frequency

17

### Impact of Parameters on Eye **Opening (Pareto Plot)**

Impact on Vmargin 25 25 20 15 15

Impact on Tmargin omo pitch er sa sa protorio proto sa sa

Pitch, pin diameter and pin length have highest impact in order.

Frequency-Domain and Time-Domain Impact of Spring-Probe Socket Geometry 3/2011 on High-Speed IO Testing

![](_page_39_Figure_8.jpeg)

![](_page_40_Picture_0.jpeg)

![](_page_40_Figure_1.jpeg)