

ARCHIVE 2009

ADVENTURES IN TEST & BURN-IN OPERATIONS

Parallel Logic Test Interface Solutions

YH Jeon, Sang-II Kwon—TSE
Gary Westendorf, Chris Mack—Pragmatics

CID: A New Breakthrough Solution For Contactor Hardware Tracking

Jonathan Mondero—Texas Instruments Philippines
Kevin Tiernan, Mike Guenther—Texas Instruments Houston
Eugene Batilo—Everett Charles Technologies – STG Singapore

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

Che-Yu Li, Tia Korhonen—Che-Yu Li & Co.
Tim Wooden—Protos Electronics
SM Low—ADE Technologies

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

Max Paransky—Texas Instruments

COPYRIGHT NOTICE

The papers in this publication comprise the proceedings of the 2007 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.

Parallel Logic Test Interface Solutions

YH Jeon, TSE
Sang-II Kwon, TSE
Chris Mack, Pragmatics
Gary Westendorf, Pragmatics



2009 BiTS Workshop
March 8 - 11, 2009



Contents

- Welcome & Introductions
- Why We Chose This Subject
- Enabling Technologies
- Logic / SOC Test Interfaces
- Fan-Out Methodologies
- Fan-Out Signal Performance
- Considerations
- Conclusion



Why We Chose This Subject...



- Lessons learned from years of producing high parallel memory & MCP test interfaces are being applied to production Logic / SOC testing.
- Economics often require Logic / SOC production test without new capital spending on ATE.
- The real estate inside parallel test interfaces can be utilized to expand ATE resources.
- There are more Logic / SOC devices emerging that require high volume production.

3/2009

Parallel Logic Test Interface Solutions

3

Enabling Technologies

- Increasing density ATE PEs & interconnects.
- DFT/BIST/SCAN reduces ATE I/O requirements.
- Logic load boards are transitioning to parallel test interfaces with real estate for fan-out circuitry & additional DUT power supplies.
- Advancements in lithography & packaging provides denser, smaller Logic / SOC devices that can be handled by memory test handlers.


3/2009

Parallel Logic Test Interface Solutions

4

One-Piece PCB Logic Load Board

- Planarity & contact issues
- Poor thermal performance
- Limited real estate for additional circuitry
- PCB size limitations for high parallelism
- PCB aspect ratio limitations for fine pitch applications
- Costly PCB design & layout costs for high density & high speed performance
- PCB yield & cost issues for high density & performance
- Very limited repair & maintenance options



3/2009

Parallel Logic Test Interface Solutions

5

New Test Interface Technology

- Extensive real estate for additional circuitry
- Excellent tri-temp thermal performance
- Excellent planarity & contact
- Excellent impedance control
- Small PCB size
 - Enables high parallelism
 - Reduces PCB yield loss
 - Improves aspect ratio for fine pitch applications
- Modular structure provides repair options

16 DUT
800MHz




3/2009

Parallel Logic Test Interface Solutions

6

Structure of New Logic Test Interface




3/2009

Parallel Logic Test Interface Solutions

7

Structure of New Logic Test Interface




3/2009


Parallel Logic Test Interface Solutions

8


Two Y Driver Sharing




Four YY Driver Sharing




Four Star Driver Sharing




Four Daisy Chain Driver Sharing




PPS Sharing: Fan Out w/ Relay



PPS Sharing: Fan-Out w/ Amplifier



Signal Performance: Two Y Sharing



Freq: 400MHz

VIH/VIL: 1.2v / 0.8v

TR / TF: 400pS

DUT Input Cap:3pF

Red: Non-Share


Green:Two-Share

3/2009

Parallel Logic Test Interface Solutions

15

Signal Performance: Four YY Sharing



Freq: 400Mhz

VIH/VIL: 1.2v / 0.8v

TR / TF : 400pS

DUT Input Cap:3pF

Red: Non-Share


Green: Four-Share

3/2009

Parallel Logic Test Interface Solutions

16

Signal Performance: Four YY Sharing



Freq: 200Mhz
VIH / VIL: 1.2v/ 0.8v
TR / TF : 800pS
DUT Input Cap:3pF

Green: Non-Share
Red: Four-Share


3/2009

Parallel Logic Test Interface Solutions


17

DUT Socket PCBs

Two Y Driver Share
Package: 80FBGA
Frequency: 250MHz



Four YY Driver Share
Package: 100BOC
Frequency: 400MHz



3/2009

Parallel Logic Test Interface Solutions


18

DUT Socket PCBs

Four Daisy Chain Driver Sharing

Package: 78TFBGA

Frequency: 800MHz



3/2009

Parallel Logic Test Interface Solutions

19

32DUT Logic / SOC Test

Package: 176 eTQFP

Frequency: 200MHz



Socket
(Inset Photo)


3/2009

Parallel Logic Test Interface Solutions

20

Additional DUT Power Supplies

External PPS System Integrated in Logic Test Interface



External Power Supplies

3/2009

Parallel Logic Test Interface Solutions

21

Parallel Logic / SOC Test Benefits

- **Reduce Cost of Test**
 - Increased parallelism
 - Reduction of load board design cost
- **Maintenance Improvement**
 - Individual socket boards are changeable
 - Individual channels to DUT are repairable
- **Signal Quality is Improved with Coax**
 - Minimize cross talk
 - Excellent impedance control (50ohm)
 - Reduction of TPD

3/2009

Parallel Logic Test Interface Solutions

22

Logic/SOC ATE Considerations

- S/W support of resource sharing modes
- Calibration support of resources sharing modes
- S/W support external power supply options
 - Force, Measure & Calibration
- Test program development tools for parallel testing
- ATE calibration support through interface to DUT

3/2009

Parallel Logic Test Interface Solutions

23

High Parallel Logic Test Is Not For Everybody....

- Short test time may negate benefits of parallel test
 - Consider handler index time
- Consider cost of handler & change kit
- DUT volume may not justify higher parallelism
- Consider change-over time for high mix environment
- Very high I/O & mixed signal still a challenge!
- Signal performance of shared I/O lines
 - Decreased DUT amplitude at comparator
 - I/O turn-around time
 - Am I strobing the DUT or what is in the interface?

3/2009

Parallel Logic Test Interface Solutions

24

Conclusions

- **Parallel Logic / SOC Test Can be Increased....**
 - ✓ Apply parallel memory interface technology
 - ✓ Utilize resource sharing techniques
 - ✓ Utilize memory handlers & change kits
 - ✓ Utilize DFT/BIST/Scan to reduce I/O requirements
 - ✓ Pursue high speed and fine pitch applications
 - ✓ Pursue additional DUT power supply solutions

3/2009

Parallel Logic Test Interface Solutions

25

CID: A New Breakthrough Solution for Contactor Hardware Tracking

Jonathan D. Mondero – TI (Philippines)
Kevin Tiernan – TI (Houston)
Mike Guenther – TI (Houston)
Eugene Batilo – ECT (Singapore)



2009 BITS Workshop
March 8 - 11, 2009



Presentation Topics

- ❑ **Background**
- ❑ **Objective / Purpose**
- ❑ **Case for Action – The Current process**
- ❑ **Contactor Recording – How is it done today?**
- ❑ **The Solution: CID – Contactor**
- ❑ **CID Module – Design Architecture / Details**
- ❑ **Tester Hardware Hookups**
- ❑ **Methodology – CID Process Overview**
- ❑ **Results / Conclusions**

Background

- ❑ Contactor tracking is important for better inventory management and control – for better planning and cost reduction
- ❑ Accurate usage records are needed for proactive scheduling of maintenance
- ❑ To date, TI had used barcodes to manually track contactors and no accurate usage records exist to associate each contactors on how often it is used

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

3

Objective / Purpose

- ❑ We developed a new method of tracking contactors using an EEPROM imbedded on the contactor to provide...
 - ❑ Accurate Usage Records
 - ❑ Unit-Level Data Association
 - ❑ Real Time Monitor (RTM)

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

4

Case for Action – Current Process



Current practices uses sticker barcodes that are not permanent – They lose valuable information (history, insertion, setup issues).




The barcode peel off and fade when run under extreme conditions.

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

5

Contactor Recording How is it done today?




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

6

Contactor Recording How is it done today?

Central Shop



➤ Bring up loadboard screen and scan in loadboard ID

➤ Scan in contactor(s) ID associated with loadboard before checking out

Shop Monitor




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

7

Contactor Recording How is it done today?

Test Floor



➤ Scan loadboard ID into SMS before running the lot

➤ Changing contactor(s) requires scanning out old contactor and scanning new contactor

➤ Re-scan loadboard before lot begins.

Floor Monitor



Very Manual Process!


3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

8

Contactor Recording How is it done today?

Central Shop



➤ Scan loadboard after returning from the tester

➤ Scan out contactor(s) before returning the loadboard and contactor for storage.

Shop Monitor




3/2009



CID: A New Breakthrough Solution for Contactor Hardware Tracking

9

The Solution: CID – Contactor



Chip Cap and Resistors will be mounted and routed to the loadboard design.




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

10

CID Module – Design Architecture




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

11

CID Module – Design Architecture



The CID module consists of two piece PEI (Polyetherimide) blocks and with a pin retainer plate that hold the 8 pogo pins that contact with DIB & IC

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking


12

CAT24C04WI – EEPROM Details


FEATURES

- 400 kHz I²C Bus Compatible*
- 1.8 to 5.5Volt Operation
- Low Power CMOS Technology
- Write Protect Feature
 - Entire Array Protected When WP at V_{IH}
- Page Write Buffer
- Self-Timed Write Cycle with Auto-Clear
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- 8-pin DIP, SOIC, TSSOP and MSOP packages
- -"Green" package option available
- Commercial, Industrial, Automotive and Extended Temperature Ranges

BLOCK DIAGRAM



SOIC Package (J, W, GW)




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

13

Tester Hardware Hookups




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

14

CID Process Overview




3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

15

CID Insertion Modeling - Results



The CID will accurately model this data and provide efficiency on our preventive maintenance scheduling

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

16

Conclusion

- ❑ The CID is an intelligent and cost effective solution to improve the way we track contactors automatically
- ❑ The CID addresses the need for accurate usage records by associating “Unit Level” data with the contactor being used
- ❑ The CID can be implemented at TI without the need for high investment or new system infrastructure
- ❑ The CID had been proven to work on DSPS devices

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

17

Business Impact

- ❑ **COST**
 - Better Management of Spares and Peripheral
 - Align Capacity planning = Reduce Capital Expenditures
- ❑ **CYCLE TIME**
 - Accurate Preventive Maintenance Scheduling = Reduce Downtime
 - More output = On Time Delivery (OTD)
- ❑ **YIELD IMPROVEMENTS**
- ❑ **EFFICIENCY**

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

18

Acknowledgements

- Nick DeJesu – TI Software Development Manager
- Glenn Lorig – TI DSP Systems PE Manager
- Gary Dirige – TIPI Product Engineering Manager

3/2009

CID: A New Breakthrough Solution for Contactor Hardware Tracking

19

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

C-Y Li, T Wooden, SM Low, TM Korhonen
Che-Yu Li and Co, Ithaca, NY
Protos Electronics, Santa Clara, CA
ADE Technologies, Singapore



2009 BiTS Workshop
March 8 - 11, 2009

Background

- Final test of packaged chip typically includes electrical and burn-in test emphasizing electrical performance
- Mechanical reliability test is typically not done
- Mechanical test would identify manufacturing and design defects that can cause early mechanical failures in service
- Omitting mechanical testing can become costly if defective chips are shipped to customer

Mechanical Reliability Test

- Luu Nguyen's team at NSC have shown that power cycle test can be used and is 10x faster compared to thermal cycling test
- Integrated as a part of test socket,
- Stand-alone power cycle system, with many samples at a time

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

3

Power Cycle vs. Thermal Cycle

- Accelerated Temperature Cycling (ATC)
 - Most widely used accelerated life test
 - Sample is placed inside test chamber and chamber is cycled between extreme temperatures
 - Time consuming because of the time the chamber needs to reach test temperature
- Power cycling test
 - Heat is generated by powered electronic device
 - More representative of field conditions, because package is heated differentially
 - Typical cycle is faster than in thermal cycling

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

4

Previous Research


- 2005 ECTC paper "Powercycling Reliability, Failure Analysis and Acceleration Factors of Pb-free Solder Joints" by K. Setty, G. Subbarayan and Luu Nguyen
- Sample: 36 I/O WLCSP package with Pb-free Sn4Ag0.5Cu solder joint
- Test: Power cycle 0-100 °C and Temperature cycle -40-125 °C, followed by failure analysis including destructive SEM analysis
- Test Results:
 - Power cycle: cycle time 10 min, failed after 2368 cycles
 - Temperature cycle: cycle time 60 min, failed after 1368 cycles
 - Failure mechanism similar in both samples

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

5

Power Cycle Test Set-Up



3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

6

Power Cycle Test Details

- Heating plate was made from 90 mil thick copper plate. Grooves were cut in the copper plate in which nichrome 60 resistance wire was inserted. The heating element was driven by HB-25 motor controller with PWM frequency of 9.2khz and a load current limit of 25 amps.
- 42 watt Thermoelectric/Peltier Module was placed next to heating plate. The device was used in the heating cycle to heat the device on one side with the added advantage of cooling the heat pipe and the upper aluminum support on the other side. By reversing the power to the Peltier module we were able to shorten the heating and cooling times.
- The heat pipe was placed on top of the Peltier module. To quickly remove the heat, the other end of the heat pipe was put in an enclosure with a fan.

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

7

Power Cycle Test Details (cont.)


- Three thermistors were used to monitor the procedure: one on the device to be tested, one on the heat pipe next to the heater, and the last on the heat pipe inside the fan enclosure. Temperatures were taken every 1000ms.
- The system was controlled and monitored by a Parallax Basic Stamp board and processor. The processor ran full power to the heat plate up to 95 degrees C and then the program adjusted current and timing to maintain 100 degrees C. After the prescribed time holding the temperature at 100 degrees C, the program turned the heat plate off, the fan on, and the reversed voltage to the Peltier module for cooling. After reaching 0 degrees C the cycle repeats.

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

8

Device Temperature



3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

9

Test Socket Requirements

- Test socket with integrated power cycling unit
- Monitor changes in resistance during mechanical testing
- Low noise is essential to capture changes in resistance due to crack growth
- Most test sockets do not have good enough electrical performance

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

10

Test Socket Requirements

- Low & stable resistance of electrical contact
 - Failure monitoring
 - High service temperature
 - High power, high current
- Other requirements
 - High frequency
 - Large array
 - Fine contact pitch


3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip


11

Braided Electrical Contact Element BeCe™

- Meets requirements
- Multiple helical springs operating in parallel



BeCe SEM Image of Tip as Cut BeCe SEM Image of Tip Plated



3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

12

Attributes of BeCe™

- Low Contact Force -- Large Array
- High Compliance -- Low Inductance / High Frequency
- Low Resistance -- High Power
- Small OD -- Fine Contact Pitch
- Plated Stainless Steel Wire -- High Service Temperature
- Multiple Contact Tips -- Redundancy
- Medical Grade Braiding Wire -- Durability

3/2009



Mechanical Reliability Test as Part of Final Test of a Packaged Chip

13

Single Pin Test Data

BeCe (Copper alloy)

- Low Force
<2 g/mil
- Low Resistance
<10 milliohms
- High Compliance
>25% of uncompressed height




3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

14

High Frequency Data

1.0 mm pitch,
5x5 array 40 mil height



0.3 mm pitch,
5x5 array 40 mil height




3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

15

BGA Interposer



3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

16

BeCe Data for BGA Interposer

- 1 mm or 0.8 mm pitch
- 1.5 on 8 copper alloy BeCe
- 80 mil BeCe height
- 14 mil OD
- Resistance 7 mΩ
- Inductance 0.6 nH
- Compliance 20%
- Array to 5000 I/O


3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

17

LGA Interposer

- 0.3mm pitch
- 400 I/O
- 60 mil high, 6 mil OD
- Inductance 0.6 NH
- Resistance 20 mΩ
- Contact Force <10g per I/O
- Compliance 20%



3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

18

Proposed Usage

- Integrated test socket for final test and mechanical reliability test → Power cycle for 5 days → ATE
- Multiple cell stand-alone system for burn-in test and mechanical reliability test → Periodically to test socket and ATE

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

19

Conclusions

- Time Effective Power Cycle System Possible
- BeCe contact element meets requirements:
 - Low and stable resistance
 - High service temperature
 - High current
 - High frequency
 - Large array
 - Fine contact pitch

3/2009

Mechanical Reliability Test as Part of Final Test of a Packaged Chip

20

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

Max Paransky
Texas Instruments



2009 BITS Workshop
March 8 - 11, 2009



High-Power Burn-in

Conditions determined by process technology
and reliability requirements:

- Chip area coverage
 - > Exercise all key structures (logic, memory, IO's)
- Time duration
- Voltage levels
 - > All transistors types powered above their normal use conditions
- Temperature
 - > Silicon Tj above use conditions

Burn-in Oven

Burn-in ovens, boards and sockets have constraints:

- Thermal budget
 - > Finite cooling capability per DUT
- Power budget
 - > Only so many power supplies and amps per board

Problem!

These constraints limit how many units can be loaded at a time

3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

3

How to Increase Throughput?

- Reduce DUT power by lowering Vdd, Temp or both
 - > Possible with extended duration (and lots of reliability modeling)
 - > Usually economically impractical
- Apply transistor substrate bias
 - > Reduce DUT power without changes to Vdd and temperature setpoints


What's substrate bias?

3/2009


Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

4

Transistor Substrate Bias



3-terminal device: no substrate bias, $V_{sb} = V_{ss}$, $V_{nw} = V_{dd}$



4-terminal device: biased substrate, $V_{sb} \neq V_{ss}$, $V_{nw} \neq V_{dd}$

3/2009


Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

5

Reverse Bias Mechanism

- Increased potential across the transistor

> More V needed to create inversion layer in channel, so V_t increases



- $I_{dsat} \propto (V_{gs} - V_t)$

> With fixed V_{gs} (V_{dd}) there is now less charge to carry channel current I_{dsat}

> As V_t increases, I_{dsat} decreases, and therefore total DUT power decreases

3/2009


Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

6

Burn-in Data

Average 38% of power saved by reverse substrate bias
> Unit-to-unit savings range is 23% - 58%

$V_{nw} = V_{dd} + 0.5V$
 $V_{sb} = -0.5V$



3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

7

Oven Complications

- V_{nw} is positive
 - > But occupies oven power supplies that could otherwise be used for core V_{dd}
- V_{sb} is negative
 - > Oven doesn't have a negative power supply
 - > A custom board-level circuit was added for +DC/DC conversion
- Adjust thermal control to avoid under-temps for low-power samples
 - > Tune oven heat/cool rate of response
 - > Tune oven ambient temperature

3/2009



Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

8

Device Limitations

Increased gate-substrate potential has negative effects:

- Wider channel
 - > Gate-drain leakage increase
- Higher drain-substrate junction potential
 - > Drain-substrate leakage increase
- Optimal range of substrate bias
 - > Beyond that combined leakage overwhelms any I_{dd} savings and total current actually increases



3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

9

Burn-in Throughput

Power savings with substrate bias are projected to:

- Reduce fallout due to BI power by 66%
 - > Good units previously beyond oven cooling capacity
- Increase weekly BI throughput by 75%
 - > Optimized DUT per board loading

3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

10

Test and System

- ATE
 - > High speed / high power testing pushes cooling capability of handlers
- End system
 - > High speed / high power real applications push system cooling capabilities

3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

11

Mechanism Revisited


- $I_{dsat} \propto (V_{gs} - V_t)$
 - > Fixed V_{gs} (V_{dd}) and adjustable V_t :
 - a) Modulate I_{dsat} and total DUT power
 - b) Modulate switching time and overall chip performance (max frequency)

3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

12

Frequency Applications



3/2009


Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

13

Tester Frequency Data

On average 4% of DUT frequency gained by forward substrate bias

$V_{nw} = V_{dd} - 0.3V$
 $V_{sb} = 0.3V$



3/2009

Substrate Bias: Application in Final Test and Burn-in of High-Power CPU's

14

Conclusion

Modulating substrate bias allows:

- Increased BI yield due to power/cooling fallout
- Optimized BI oven/board resource use
- Increased max frequency on slow devices in test/system
- Cooling for fast/leaky devices in test/system

Thank You!