

# ARCHIVE 2009

## NOVEL APPROACHES TO SOCKET DESIGN

### **PoP Contactor - Challenges and Solutions**

Jiachun (Frank) Zhou, Siang Soh, David B. Bogardus, Brian L. Hahn  
—Antares Advanced Test Technologies

### **A Bias Clip System for the IC Alignment**

Hide Furukawa—Sensata Technologies, Inc.  
Hideyuki Takahashi—Sensata Technologies Japan

### **High Temperature, Fast Turnaround Modular Burn-in Socket**

Rick A. Taylor, Stefan Lang, Ernie Frain—EP Ants GmbH

### **New PTB / High Power Kelvin Test Socket Concept**

Gerhard Gschwendtberger—Multitest Elektronische Systeme GmbH

#### **COPYRIGHT NOTICE**

The papers in this publication comprise the proceedings of the 2007 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.

# PoP Contactor – Challenges & Solutions

Jiachun Zhou (Frank)  
Siang Soh, David B. Bogardus  
Brian L. Hahn (presenter)  
Antares Avanced Test Technologies



2009 BiTS Workshop  
March 8 - 11, 2009



## Content


- Basic: PoP & Package Test
- PoP Socket Design 1, 2, 3
- Major Challenges & Solutions
  - Flatness & Alignment
  - Force balance
  - Stress & deformation
  - Signal integrity
- Summary
- About Authors



**Basic: PoP**

*POP (package on package)*

- ❖ A package technology to combine two discrete packages together vertically: a package on top of another.
- ❖ Top package has fewer connectors than bottom package.
- ❖ Package: BGA mostly
- ❖ Top side of bottom package: BGA or LGA



3/2009

PoP Contactor – Challenges & Solutions

3


**Basic: PoP Test Setup**

*Test Setup 1: Test Two Packages*

- ❖ The memory (known good) and processor packages are tested in one setup (socket).
- ❖ Mostly for manual test only.

*Test Setup 2: Test Bottom Package*

- ❖ Only processor package (bottom) is tested in one setup (socket).
- ❖ Both auto and manual tests.




3/2009

PoP Contactor – Challenges & Solutions

4

**PoP Socket Design 1 (One Package Auto & Manual Test)**

- ❖ A socket design for packages with top side pad/ball without memory chip. The socket connects top side pads to mother board through path: top contactor – topside board – topside return pin – motherboard.
- ❖ This socket designs can provide a solution for auto and manual tests.
- ❖ To meet high frequency SI, return contactors use coaxial structure.



3/2009


PoP Contactor – Challenges & Solutions

5

**PoP Socket Design 2 (Two Packages Auto & Manual Test)**

Socket for Auto Test

- ❖ One “known good” memory package is mounted on PCB. The PCB is connected to memory and topside of package.
- ❖ This design is for Auto testing. Socket is mounted to change kit of handler.



3/2009


PoP Contactor – Challenges & Solutions

6

**PoP Socket Design 3 (Two Packages Manual Test)**

Socket for Manual Test

❖ This two-packages socket is designed for manual tests. Top socket connects top package to topside of bottom package directly through spring pins. Bottom socket connects bottom package to mother board.



3/2009


PoP Contactor – Challenges & Solutions

7

**PoP Socket Challenge: Package Flatness**

➤ **Technical challenge:**

❖ Package flatness of PoP packages have larger tolerance and variation due to package process technology limitation.



3/2009


PoP Contactor – Challenges & Solutions

8

**PoP Socket Challenge: Package Flatness**

➤ **Solutions:**

- ❖ Perform Z-stock tolerance analysis to verify deflection required for all contactors.
- ❖ Increase contactor deflection if SI performance allows, especially for return path pin.



3/2009

PoP Contactor – Challenges & Solutions

9

**PoP Socket Challenge: Alignment**

➤ **Technical challenge:**

- ❖ More socket components (bottom & top side contactor bodes, top side PCB, return path contact body), & contact points increase X-Y direction misalignment possibility.

3/2009


PoP Contactor – Challenges & Solutions

10

**PoP Socket Challenge: Alignment**

➤ **Solutions:**

- ❖ Perform X-Y tolerance analysis to verify & determine tolerance range needed for each components.
- ❖ Use alignment structure in socket, if needed.



3/2009

PoP Contactor – Challenges & Solutions

11

**PoP Socket Challenge: Force Analysis**

➤ **Technical challenge:**

- ❖ Force applied on up and bottom side of package may not be balanced. This unbalanced force can damage ball, substrate, and contactors.
- ❖ Customer may not allow direct compression on die.

3/2009

PoP Contactor – Challenges & Solutions

12

### PoP Socket Challenge: Force Analysis

#### ➤ Solutions:

- ❖ Force balance analysis & FEA to determine proper pin force to avoid package deformation.
- ❖ Force balance analysis will include static and dynamic statuses.

- ❖ Static force balance on package:


$$F_{down,J} * M = F_{up,I} * N + F_{th}$$

Where: M – qty of down side pin

N – qty of up side pin

F<sub>th</sub> – force applied on die

Static Force Balance



- ❖ Dynamic force balance analysis: transient force balance on package when chuck moving down with compression forces from top side & bottom side pins. This analysis provides potential deformation and stress on device substrate by all these forces.

3/2009

PoP Contactor – Challenges & Solutions

13

### PoP Socket Challenge: Stress & Deformation

#### ➤ Technical challenge:

- ❖ Package stress, deformation or break, under non-uniform force distribution.
- ❖ Package under lateral force if using active alignment feature.
- ❖ Socket and top side socket deformation under preload. At small pitch, material strength may become limitation and cause bowing.

3/2009

PoP Contactor – Challenges & Solutions

14




**PoP Socket Challenge: Stress & Deformation****➤ Solutions:**

- ❖ Perform FEA to determine stress & potential deformation of substrate and optimize design & material.


Example of FEA on Package (side force)

Boundary Conditions



Output: Deformation on Package

The maximum Deflection is 0.002 mm



3/2009

PoP Contactor – Challenges &amp; Solutions

15

**PoP Socket Challenge: Signal Integrity****➤ Technical challenge:**

- ❖ Topside contactor return path is much longer than normal contactor.
- ❖ Top PCB affects SI performance significantly.

3/2009


PoP Contactor – Challenges &amp; Solutions

16

**PoP Socket Challenge: Signal Integrity**

➤ **Solutions:**

- ❖ Perform SI simulation to check performance of whole system unless customer has not requirements on SI.
- ❖ Coaxial structure is recommended for return path.



3/2009

PoP Contactor – Challenges & Solutions

17

**Summary**

- ❖ Antares has developed various socket structures for PoP package test. These structures can meet different package test setup on auto or manual tests.
- ❖ Mechanical analysis & SI simulation should be performed to ensure success of contactor system, including:
  - Tolerance (Z stock and X-Y)
  - Force (static and dynamic)
  - FEA (package and socket)
  - SI (whole top side path to motherboard)
- ❖ Joint design in interface solution, socket/lid, change kit and board, can avoid interferences of components to ensure success of PoP contactor.

3/2009

PoP Contactor – Challenges & Solutions

18

## About Authors

Jiachun Zhou (Frank), PhD  
Eng Manger, Antares ATT  
1030 N. Colorado St., Gilbert, AZ 85233  
Ph: (480)682-6225

Siang Soh  
Design Engineer, Antares ATT  
48507 Milmont Dr., Fremont CA 94538  
Ph: (408)834-1432

David B. Bogardus  
Product/Applications Engineer, Antares ATT  
1030 N. Colorado St., Gilbert, AZ 85233  
Ph: (480)682-6218

# A Bias Clip System For the IC Alignment

**Hideyuki Takahashi**, Japan Engineering Mgr

**Hide Furukawa**, US Engineering Mgr

**Sensata Technologies Inc.**  
Japan / Attleboro, MA



2009 BITS Workshop  
March 8 - 11, 2009





## Overview

- IC package Trend
- Burn In Test Socket Trend along with IC
- Contact and IC Ball Alignment
- Tolerance Stack up
- IC Drop Test
- Bias Clip Solution

### IC Package Trend

IC package becomes smaller and thinner with technology change....





03/2009

A Bias Clip System For the IC Alignment

3

### Burn In Test Socket Trend

Contact needs to be changed due to the narrow pitch




03/2009

A Bias Clip System For the IC Alignment


4

**Contact and IC Ball Alignment**

Contact system difference



Pinch type = Self Alignment  
Contact will not miss the Ball



Vertical type = Not self Alignment  
Contact may miss the Target


03/2009

A Bias Clip System For the IC Alignment

5

**Contact and IC Ball Alignment**

Variables for Contact & Ball Alignment



03/2009

A Bias Clip System For the IC Alignment

6

## Contact and IC Ball Alignment Tolerance

Tolerance Examples (0.50mm pitch IC)

IC Size	± 0.05 - 0.10
Ball Diameter	± 0.05
Ball Position	Dia. 0.05
Adapter Size	± 0.02
Contact Position	± 0.02
<b>Clearance</b>	<b>Max IC + 0.05 - 0.10</b>

03/2009

A Bias Clip System For the IC Alignment

7

## Contact and IC Ball Alignment Tolerance Stack up Analysis

$$\begin{array}{r}
 \text{Simple Stack up} = \pm ( \quad + 0.10 \quad \text{IC size} \\
 \quad \quad \quad \quad + 0.05 \quad \text{Ball pos w/ dia} \\
 \quad \quad \quad \quad + 0.02 \quad \text{Adapter} \\
 \quad \quad \quad \quad + 0.02 ) \quad \text{Contact pos} \\
 \quad \quad \quad \quad + \quad 0.15 \quad \text{Clearance (Max+0.05)} \\
 \hline
 \quad \quad \quad \quad = \quad \underline{\pm 0.19 + 0.15}
 \end{array}$$



**Contact may miss the target by 0.34mm**

03/2009

A Bias Clip System For the IC Alignment

8

**Contact and IC Ball Alignment**

Tolerance Stack up Analysis

$\begin{aligned} \text{Square root Stack up} &= \pm \sqrt{(+ 0.10)^2} \\ &+ 0.05^2 \\ &+ 0.02^2 \\ &+ 0.02^2) \\ &+ 0.15 \end{aligned}$	<p>IC size Ball pos w/ dia Adapter Contact pos Clearance (Max+0.05)</p>
<hr/> $= \pm 0.115 + 0.15$	



Contact may miss the target by 0.265mm

03/2009

A Bias Clip System For the IC Alignment

9


**IC Drop Test**

Perfect Drop?

How we can minimize the Clearance?

- Make Adapter opening tight
- Drop the IC perfectly straight down

Will this work?



03/2009


A Bias Clip System For the IC Alignment

10



**IC Drop Test**

IC Drop Position (2mm)



Measure IC position before and after drop.

Dropped to thin paper on the glass table.

IC = 14x14mm  
Weight = 0.306g


03/2009

A Bias Clip System For the IC Alignment

11

**IC Drop Test**

IC Drop Position (5mm)



Measure IC position before and after drop.

Dropped to thin paper on the glass table.

IC = 14x14mm  
Weight = 0.306g


03/2009

A Bias Clip System For the IC Alignment


12

### IC Drop Test

#### Drop Timing and Angle



Drop condition or timing can not be perfect.



$$v = -gt + c$$


$$v_x = v \sin \theta$$


$$v_z = v \cos \theta$$

03/2009
A Bias Clip System For the IC Alignment
13

### IC Drop Test



#### IC Clearance Comparison





- Change Adapter size
- With drop position off set in X and Y direction
- IC = 12.0 x 12.0 mm
- Drop 10 times each position

03/2009
A Bias Clip System For the IC Alignment
14



### Bias Clip Solution

#### Tolerance Stack up Analysis with Bias Clip

$$\begin{array}{r}
 \text{Simple Stack up} = \pm ( \quad + 0.10 \quad \text{IC size} \\
 \quad \quad \quad + 0.05 \quad \text{Ball pos w/ dia} \\
 \quad \quad \quad + 0.02 \quad \text{Adapter} \\
 \quad \quad \quad + 0.02 ) \quad \text{Contact pos} \\
 \hline
 \quad \quad \quad + \quad 0.00 \quad \text{Zero Clearance} \\
 \hline
 = \quad \quad \quad \pm 0.19
 \end{array}$$



Stack up analysis is improved by 44%

03/2009

A Bias Clip System For the IC Alignment

17

### Bias Clip Solution

#### Tolerance Stack up Analysis with Bias Clip

$$\begin{array}{r}
 \text{Square root Stack up} = \pm \sqrt{(+ 0.10^2 \quad \text{IC size} \\
 \quad \quad \quad + 0.05^2 \quad \text{Ball pos w/ dia} \\
 \quad \quad \quad + 0.02^2 \quad \text{Adapter} \\
 \quad \quad \quad + 0.02^2 ) \quad \text{Contact pos}} \\
 \hline
 \quad \quad \quad + \quad 0.00 \quad \text{Zero Clearance} \\
 \hline
 = \quad \quad \quad \pm 0.115
 \end{array}$$



Stack up analysis is improved by 57%


03/2009

A Bias Clip System For the IC Alignment

18

### Bias Clip Solution

#### Contact Witness Mark




Contact off from target

Good Contact position


03/2009 A Bias Clip System For the IC Alignment 19

### Bias Clip Solution

#### Summary



- Wide Clearance for IC loading
- Available for Open Top & Clamshell
- Works with vertical type contact
- Patented



03/2009 A Bias Clip System For the IC Alignment 20

# High Temperature, Fast Turnaround Modular Burn-in Socket

**Rick Taylor, Stefan Lang, Ernie Frain  
EP Ants**



2009 BiTS Workshop  
March 8 - 11, 2009



## New High Temperature, Fast Turnaround modular Burn-in Socket

Why?

Who?

What?



## First Challenge: Identify Market Drivers

Time to Market ?

Small Volumes ?

Cost ?



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

3

## Market Drivers

Package Style

Temperature Requirements

Life Expectancy



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

4

## The Specification

Any Package within footprint size

Three week Delivery

Minimum 50K - 100K  
Insertions

180 Degree Temperature Spec.

Mechanical strength



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

5

## Socket Considerations

### Moulding Materials

Tensile modulus




16600 MPa ISO 527-1/-2

Water absorption 0,02%

Mineral / Glass Reinforced

UL94 Listed

### Contact Solution



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket


6



## Socket Considerations

### Fine Pitch

0.4mm pitch and smaller



### Locking Mechanism



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

7

## What was needed?

Mould Tooling



Clamp tool



Device specific  
Milling Pallets



Sophisticated design



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket


8

**FEM Analysis**

**Capabilities under heat stress**



**Capabilities under mechanical stress**



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

9

**Tooling Considerations**

**Low Cost per design**



**Modular**



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

10

**Tooling Considerations**

**Hot Swappable**

**Fine Pitch**



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

11

**New High temperature, Fast Turnaround modular Burn-in Socket**

**Clamp**

**Lid**

**Base**

**Contact Housing**

**Loader**




3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

12

## Socket sizes

Capable for any device  
with in a size of 16mm  
x 16mm



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket


13

## Customer Evaluation

Custom Design

After customer  
Evaluation.

Feed back from  
the field so far  
throughout all  
positive



3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

14

**The ant clamp  
was born!**

**Fast turnaround**

**High temp**

**Modular**

3/2009

High Temperature, Fast Turnaround Modular Burn-in Socket

15

# New PTB / High Power Kelvin Test Socket Concept

**Gerhard Gschwendtberger**  
**Multitest elektronische Systeme GmbH**



2009 BITS Workshop  
March 8 - 11, 2009



## Content

- Test socket requirements
- Lead-free challenges
- Test socket influence on cost of test
- Test socket features
- Characterization methods
- Correlation to high volume production
- Implementation
- Summary

## Test Socket Requirements


- Suitable for QFN, QFP, SOP, lead pitch 0.3mm
- PTB capability, short contact length
- High current capability, 50A @ pulse
- Minimum leakage current
- Suitable for all lead-free packages
- Lifespan > 1 Mio insertions
- Temperature range -55°C to 200°C

3/2009

New PTB / High Power Kelvin Test Socket Concept

3



## Test Socket Requirements





3/2009

New PTB / High Power Kelvin Test Socket Concept


4







**Influence on Cost of Test  
Cost for Spares**



3/2009


New PTB / High Power Kelvin Test Socket Concept

9

**Test Socket Features**

**Current Capability**

Size of contact area between contact spring and IC lead/pad often defines maximum test current




Maximum current capability of the test socket is influenced by IC plating

3/2009

New PTB / High Power Kelvin Test Socket Concept

10

**Test Socket Features**  
**Lead / Pad Plating Deformation**



**Pictures of contact spring imprints on matte Sn plated IC leads –  
burr is causing issues during lead scanning**


3/2009

New PTB / High Power Kelvin Test Socket Concept

11

**Test Socket Features**  
**Tin Accumulation**

**Matte Tin build up flakes on gold coated contact springs. Over time, certain gold and tin elements start to form an alloy.**



**Contact Spring Tips with Sn Accumulation**

3/2009

New PTB / High Power Kelvin Test Socket Concept

12

## Test Socket Requirements

### Lead-free Requirements

- Contact spring wear resistance against PdNiAu
- No or minimum Sn transfer and accumulation
- Remove / protrude oxide barriers of Sn
- Minimum impact onto IC lead plating
- Compatible electrical behaviour, contact resistance, current capability, signal fidelity etc.


3/2009

New PTB / High Power Kelvin Test Socket Concept

13

## New Kelvin Contactor Concept

### NanoKelvin®




- Cantilever based concept
- Single spring / piece
- Contact springs moulded into plastic body

3/2009

New PTB / High Power Kelvin Test Socket Concept

14

**New Kelvin Contactor Concept**




- Minimum Pad Size  
0.25 mm X 0.17 mm
- Minimum lead pitch 0.3 mm
- Cantilever concept support:
  - high contact force >0.4N
  - contact scrub
  - various tip geometries & platings

3/2009

New PTB / High Power Kelvin Test Socket Concept

15

**New Kelvin Contactor Concept**




- Contact spring block concept
- Enlarged board contact distance between force / sense >1mm

3/2009

New PTB / High Power Kelvin Test Socket Concept

16

**New Kelvin Contactor Concept**




**NanoKelvin®  
QFP128/0.4**

3/2009

New PTB / High Power Kelvin Test Socket Concept

17

**New Kelvin Contactor Concept**



**NanoKelvin®  
QFP128/0.4**

3/2009

New PTB / High Power Kelvin Test Socket Concept

18

## Test Socket Features & Characterization


Contact Force

Contact Plating

Surface

Contact Scrub

Geometry




Resistance

Lifespan / Wear

Tin Accumulation




Current Capability

Lead Impact



3/2009
New PTB / High Power Kelvin Test Socket Concept
19


## Test Socket Characterization Tool

- **Characterization is very close to real handler environment**
- **Fully automated contact resistance, compression and contact force readings**
- **Applicable to all kinds of IC plating**
- **1 Mio contact cycles in 3 days**
- **Test current up to 250 A maximum**

3/2009
New PTB / High Power Kelvin Test Socket Concept
20

**Contact Resistance Characterization**




3/2009

New PTB / High Power Kelvin Test Socket Concept

21

**Contact Resistance Characterization**




3/2009

New PTB / High Power Kelvin Test Socket Concept

22



## NanoKelvin Contact Spring Plating




3/2009

New PTB / High Power Kelvin Test Socket Concept

23

## Correlation - Production Data



3/2009

New PTB / High Power Kelvin Test Socket Concept

24

**Concept Implementation**

→ Increased C-Force	Matte Sn: Multitest FORTA® coating
→ Small Scrub	
→ New Tip Geometry	PdNiAu: Multitest DURA® coating



**NanoKelvin®**



3/2009

New PTB / High Power Kelvin Test Socket Concept

25

**Next Steps**

- **Finish test of all common Pb free platings**
- **Additional correlations with production data**
- **“Pb Free – Test Socket Matrix” to provide upfront product relevant data**

IC Plating		Test Socket		Specification			
		Type	Coating	Lifespan	Cleaning	Resistance	Current
SnBi	12µm	NanoK	FORTA®	1.2 Mio	>100k	Chart	Chart
Matte Sn	18µm	NanoK	FORTA®	1.6 Mio	~ 50k	Chart	Chart
PdNiAu	3µm	NanoK	DURA®	1.0 Mio	>100k	Chart	Chart
etc.							

3/2009

New PTB / High Power Kelvin Test Socket Concept

26

## Summary

- New socket characterization principles allow to lessen the gap between lab test results and socket performance in high volume production
- Matte Sn and PdNiAu plating require dedicated contact coatings to address their individual requirements
- Cleaning cycles better than 50k and socket lifespan above 1Mio insertions, reached by optimized test socket settings, significantly lower cost of test