

ARCHIVE 2009

IC PACKAGING: GLOBAL TRENDS, TECHNOLOGIES AND NEXT GENERATION 3D SOLUTIONS

by

Brandon Prior Senior Consultant Prismark Partners

ABSTRACT

IC packaging solutions have been evolving in many ways that were forecast, and in some ways not predicted by any analysts. This presentation will look at the recent trends of IC packages in terms of package type, pitch, and integration for multi-chip and 3D solutions. In preparing for the next decade of innovations, this brief synopsis will provide a forecast for current advanced packages, and a look into future developments in 3D and package integration that may have an impact on overall test strategies and challenges going forward.

COPYRIGHT NOTICE

The papers in this publication comprise the proceedings of the 2007 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.





IC PACKAGING: Global Trends, Technologies and Next Generation 3D Solutions

Brandon Prior Prismark Partners





BiTS Workshop March 2009

















QUALCOMM MSM6260 NS	SP PACKAGE 38.6/193mvc
 Qualcomm Baseband Processor HSDPA and EDGE phones Multimedia/applications processing Two stacked die: digital and analog 11 x 11 x 0.85mm CSP, 432 balls Nanoscale package (NSP): 0.4mm pitch 	
 11 x 11mm Two-Layer PCB Carrier 90µm glass-reinforced dielectric 115µm diameter laser vias 22µm copper layers Min. line width 20µm Min. space 45µm 38µm soldermask top 48µm soldermask bottom Total thickness: 193µm 	
 Total Package Thickness: 860µm Mold cap over carrier: 533µm Mold cap over top die: 213µm Mold cap over wire: 150µm Collapsed ball height: 135µm 	
	Photos source: Prismark/Binghamton University
3/2009 IC PACKAGING: Global Trends, Technologies and N	Next Generation 3D Solutions 6










NLOL		SP APPLICATION	EAAIVIPLES
Mobile Phone	Total Wafer CSP	WL-CSP Applications	Comments
Nokia N90	8	ESD/EMI, analog/power	6 – 25 I/O, largest die 3 x 4mm
Panasonic P901i TV	7	ESD/EMI, analog/power, other?	Up to 5mm die with 119 I/O at 0.4mm pitch
LG SB120	1	Power	5.5mm, 72 I/O at 0.5mm pitch
Apple iPhone	4	ESD/EMI, Bluetooth, WLAN	Up to 4.7mm die with 69 I/C at 0.4mm pitch
Panasonic P905i	6	Transceiver, Bluetooth, power, TV tuner (two chips),GPS	5 die use copper post tech, up to 185 I/O at 0.4mm pitcl
Nokia 6220 Classic	7	ESD/EMI, power, other?	Up to 5mm die
Nokia N95	8	EMI/ESD, analog, Bluetooth, FM Radio	Up to 4mm die with 47 I/O at 0.5mm pitch








































QUALCOMM MSM7200 fcPiP PACKAGE	48.6/193mvc
 15 x 15 x 1.4mm fcPiP Package 543 balls, 0.5mm pitch Includes three die Digital baseband Analog baseband Memory Underfilled Packaged by STATS ChipPAC fcPiP Package Concept FC package base Digital baseband Internal stacked module Memory in LGA package Placed upside down in flip chip die Bare die Analog baseband placed on ISM Wire bonding of ISM and bare die To FC package base 	
Overmold Wire Bond Die ISM Flip Chip Die	TATSChipPAC
3/2009 IC PACKAGING: Global Trends, Technologies and Next Generation 3D Solutions	20



















	108.1/085bp
FREESCALE REDISTRIBUTED CHIP PACKAGE (RCP)	
Freescale Fan-Out Wafer Level CSP Solution	
 Ultra Low-k Compatible Pb-free Ultra-thin package approach (< 0.5mm) No package substrate No wire bond/bumps Multichip solutions can still be done as backend process (PoP, etc.) 	
 Volume Production Planned in 2009 Low volume production in Tempe First production in Q1 2009 using SMARTMOS die for consumer application Wireless handset devices to start production in 2H 2009 	
Looking for Manufacturing Partners	
Die Encapsulant Routing BGA	
Source: Freescale	
3/2009 IC PACKAGING: Global Trends, Technologies and Next Generation 3D Solutions	26



	108.1/105bp
FAN-	OUT WAFER LEVEL CSP – SUMMARY
Process:	Leading processes are based on reconfigured wafer that use fab-like redistribution process (photolithography/plating). 200 and 300mm wafer sizes.
Costs:	RDL solutions for a 300mm wafer (at ~ \$250) are cost effective when die I/O density is high. However, a reconfigured wafer may have half as many die, doubling cost.
Production Status:	Approaching volume production at Freescale and Infineon/ASE. Q1 2009 – Iow volumes, Q4 2009 – high volumes.
Business Logistics:	"Assembly" yield is drawback that has plagued this concept since the 1980s or earlier. If process does not achieve better than 99.5% yield, then must be reworkable, or a very low value die. Die sourcing from multiple companies can also be an issue.
Other Limitations:	A solution to support multiple die of various configurations is where this technology fits. Also, offers extension of WLCSP for pad limited die.
3/2009 I	C PACKAGING: Global Trends, Technologies and Next Generation 3D Solutions 27

