



#### **ARCHIVE 2008**

#### "Basic Chip Reliability Concepts (Product RE "101")" Ann Swift Senior Engineer IBM Microelectronics

This talk focuses on the basic concepts of CMOS semiconductor screening and failure rate projections. Basic reliability engineering concepts are discussed (the "bathtub" curve, the difference between wearout and defect mechanisms, acceleration factors, etc.). Failure rate models to relate accelerated testing/stressing to product lifetimes are illustrated. Various manufacturing screens (such as Burn-in and Voltage Screen) are shown along with their impact on product failure rates. What the future might hold for reliability screening is also discussed.

Who should have attended this tutorial?

What is that accelerated testing/stressing that companies do using the sockets developed by BiTS member companies? Have you ever wondered what these product reliability engineers you talk to do? If so, this tutorial will help you understand the world of reliability engineering and accelerated testing/stressing. This talk will focus on basic concepts of CMOS semiconductor screening and failure rate projections. Various manufacturing screens (such as Burn-in and Voltage Screen) will be discussed along with their impact on product failure rates. The talk will begin with the basic concepts of reliability engineering. The differences between wearout and defect mechanisms in semiconductor devices will be discussed. Reliability testing methods including stress acceleration and screening will be illustrated and examples of how to relate accelerated data to "real life" will be discussed. This tutorial is a must for anyone interested in starting to understand the field of chip reliability.

#### **COPYRIGHT NOTICE**

The papers in this publication comprise the proceedings of the 2008 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.

































STRE Illustration - F to stress (and 1000 bours	SS CAPACITY IN Program schedule gi I do test readouts or	IPORTANT ves you 2 months a ) 1000 parts for
Ovens	2 (16 BIB slots/oven)	4 (16 BIB slots/oven)
\$1M	\$2M	\$4M
BIBs	32 (16 x 2 ovens)	64 (16 x 4 ovens)
\$5-7K	\$160K-\$224K	\$320K-\$448K
Sockets	1024 (32 x 32 per BIB)	1024 (64 x <mark>16</mark> per BIB)
\$300-\$400*	\$307.2K-\$409.6K	\$307.2K-\$409.6K
(*high power can be \$500-\$800!!)		
Total	\$2.47M-\$2.63M	\$4.63M-\$4.86M
		2X More

OUTLINE	
<ul> <li>Reliability Stressing/Model</li> </ul>	
<ul> <li>Qualification Cycle</li> </ul>	
Reliability "Categories"	
"Technology" RE mechanisms	
"Defect" / "Product" RE mechanisms	
<ul> <li>Building a Reliability Model</li> </ul>	
Product Stress Profiles/Measurements	
Effects of Screens	
<ul> <li>Reliability Modeling</li> </ul>	
<ul> <li>FITs, Chi-Squared, etc.</li> </ul>	
<ul> <li>Manufacturing Screens</li> </ul>	
<ul> <li>Reliability Monitoring</li> </ul>	
12 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008	© 2008 IBM Corporation





















BiTS 2008 Tuto

# **Tutorial 1**

© 2008 IBM Corpora



Reliability Concepts (Product RE "101") | March 09, 2008



















































FEOL WEAROUT MECHANISMS
Gate Oxide Wearout
<ul> <li>Why SiO2 ?</li> <li>Amorphous insulator</li> <li>Has similar TCE (thermal coefficient of expansion) as silicon</li> <li>Easy to grow</li> <li>Forms a tight bond</li> <li>Bond free from impurities</li> <li>Easy to integrate in fabrication process</li> <li>Stable, insensitive to subsequent high temp. process steps</li> <li>Interface states can be electrically neutralized (H2-anneal)</li> <li>Very large energy gap</li> <li>High resistivity, (low leakage current, really?)</li> <li>Not true anymore for ultra-thin oxides</li> </ul>
Courtesy of Ernest Wu, IBM
36 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 @ 2008 IBM Corporation





































FEOL WEAROUT MECHANISMS		
<u>Gate Oxide Wearout</u>		
<ul> <li>Breakdown modes</li> </ul>		
<ul> <li>Hard Breakdown (HBD)</li> </ul>		
<ul> <li>probably a result of thermal damage when sufficient energy is deposited during the breakdown transient.</li> </ul>		
<ul> <li>Influenced by the impedance of the circuitry driving the gate in a particular application.</li> </ul>		
<ul> <li>Soft Breakdown (SBD)</li> </ul>		
<ul> <li>Occurs in a localized spot, and therefore the current after breakdown is independent of device area</li> </ul>		
<ul> <li>Progressive breakdown (PBD)</li> </ul>		
Present research is aimed at better understanding the		
Nature of the conduction though a breakdown spot		
Effect of the oxide BD on device and circuit performance		
<ul> <li>Lab vehicle vs. SBD vs. HBD vs. PBD vs. circuit "failure" Courtesy of Emest Wu, IBM</li> </ul>		
48 BITS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 @ 2008 IBM Corporation		
































































































FEOL WEAROUT MECHANISMS
<u>Hot Carriers</u>
<ul> <li>Are Holes and/or Electrons that gain enough energy to cause a change in MOSFET electrical characteristics</li> </ul>
<ul> <li>Can alter circuit timing or function</li> </ul>
<ul> <li>Channel length dependent</li> </ul>
<ul> <li>Physical Mechanism</li> </ul>
<ul> <li>Large electric field near drain</li> </ul>
<ul> <li>Channel carriers accelerate to high energies</li> </ul>
<ul> <li>Causes interface-state generation, electron</li> </ul>
trapping/detrapping, and Hole trapping/detrapping
<ul> <li>probably caused by the Electron breaking a Silicon- Hydrogen bond at the Si-SiO<sub>2</sub> Interface</li> </ul>
<ul> <li>If the Silicon and Hydrogen recombine, no interface trap is created</li> </ul>
<ul> <li>If the Hydrogen diffuses away, an interface trap is created</li> </ul>
79 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 © 2008 IBM Corporation























FEOL WEAROUT MECHANISMS
Hot Carriers
<ul> <li>Drain engineering options</li> <li>Graded junction</li> </ul>
<ul> <li>Reduces Isub/Id by reducing peak electric field</li> <li>Many methods</li> </ul>
<ul> <li>Double diffused drain</li> <li>Lightly doped drain</li> </ul>
Gate overlapped drain
<ul> <li>Can result in reduced circuit performance due to higher series resistance and/or higher overlap capacitance</li> </ul>
<ul> <li>Can lead to severe shifts in series resistance due to hot carriers</li> </ul>
87 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 © 2008 IBM Corporation

FEOL WEAROUT MECHANISMS <ul> <li>Hot Carriers</li> </ul>
<ul> <li>Improve Si-SiO2 interface options</li> <li>Enhance Intrinsic properties → Minimize the number of Si-H precursors</li> <li>Affected by         <ul> <li>Oxidation conditions</li> <li>Plasma, charging damage</li> <li>Water related species</li> </ul> </li> <li>Interface "hardening"         <ul> <li>Reduces probability of generating interface states</li> <li>Incorporate Nitrogen at the Si-SiO2 interface</li> <li>Can have undesired effects on device parametrics</li> <li>Replace Hydrogen with Deuterium                 <ul> <li>Potential for &gt;100X lifetime improvement</li> <li>No direct impact of device electrical characteristics</li> </ul> </li> </ul> </li> </ul>
88 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE *101")   March 09, 2008 @ 2008 IBM Corporation









<b>BEOL WEAROUT MECHANISMS</b>
Electromigration (EM)
<ul> <li>Metallization microstructure, current density in the line, interfacial integrity, and chip operating temperature influence the rate of EM</li> </ul>
Fails are due to
<ul> <li>Open line (void)</li> </ul>
<ul> <li>Short to neighboring line (extrusion)</li> </ul>
<ul> <li>Resistance increase (e.g., 20%) – circuit timing</li> </ul>
<ul> <li>Once the EM process starts, the damage accelerates due to localized increase in temperature due to current crowding</li> </ul>
<ul> <li>The presence of a void causes the current density to increase in the vicinity around itself because it reduces the cross sectional area of the conductor</li> </ul>
<ul> <li>The whole process continues until the void is large enough to break the line</li> </ul>
91 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 © 2008 IBM Corporation





















BEOL WEAROUT MECHANISMS
<ul> <li>Cu provided superior "delays" when compared to AICu (wiring limitations were hampering circuit performance).</li> </ul>
<ul> <li>Became widely used once "device poisoning" solutions developed</li> <li>Cu/cap interface is primary EM diffusion path</li> </ul>
<ul> <li>Improved EM performance due to superior electrical and thermal conductivity and higher melting point</li> </ul>
However, some of that advantage lost with
<ul> <li>greater width of failure distribution → larger fraction of failures prior to the targeted EOL</li> </ul>
No incubation time → reduces EM advantage as temp. rises
<ul> <li>Weak interfaces → more susceptible to extrusion failure</li> </ul>
<ul> <li>Use of lower dielectric constant interlevel insulators has influenced EM performance</li> </ul>
much lower thermal conductivity
<ul> <li>More heating in upper layer of metal</li> </ul>
More risk for damage due to electrical overload
98 © 2008 IBM Corporation















BEOL WEAROUT MECHANISMS
Stress Induced Voiding
■ Cu "pluses"
<ul> <li>Higher resistance to stress migration vs Al</li> </ul>
<ul> <li>Lower resistance, smaller lines with same current carrying capability</li></ul>
Cu "minuses"
<ul> <li>High diffusivity through dielectrics</li> </ul>
<ul> <li>Must be encapsulated in a barrier film (usually a derivative of Ta or Ti) to prevent copper from diffusing into transistors</li> </ul>
<ul> <li>Denser circuits → extra parasitic capacitance → use of lower dielectric constant dielectrics</li> </ul>
<ul> <li>The spin-on-coat process of low-k dielectric material requires furnace annealing to cure the film</li> </ul>
<ul> <li>Microstructural changes in Cu occur that increase the tensile strain in the Cu lines          can lead to stress induced voiding during chip operation     </li> </ul>
<ul> <li>Voids increase the resistance &gt; lead to chip failure.</li> </ul>
103 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 @ 2008 IBM Corporation





























1212					
В	EOL WE	AROUT I	MECHAN	IISMS	
Stress Induced	ced Voiding	L			
<ul> <li>Passivation (</li> <li>Percent</li> </ul>	e <mark>ffects</mark> t fallout after	stress			
	Passivation Thickness (µm)				
	remperature	0.25	0.5	3.0	
	150	2	1	82	
	225	0	0.6	92	
	285	86	36	46	
	315	97	98	100	
113 BiTS 20	D8 Tutorial - Basic Chip Ré	<b>μm, Al(Cu,Si),</b>	SiN Passivatio	008 © 2008 IBM	Corporation



























































"POPULAR" STRESS PROFILES
<ul> <li>"3-CELL"         <ul> <li>Used to determine acceleration factor constant(s)</li> <li>3 "cells" with only one parameter (temperature or voltage) varied between any 2 cells</li> <li>Cell 1 - Voltage 1 (V1) / Temperature 1 (T1)</li> </ul> </li> </ul>
<ul> <li>Cell 2 - Voltage 1 (V1) / Temperature 2 (T2)</li> <li>Cell 3 - Voltage 2 (V2) / Temperature 1 (T1)</li> <li>"STEP"</li> </ul>
<ul> <li>Acceleration factors known / assumed</li> <li>Start with lower conditions first to guard against "surprises" &amp; then "step" to higher conditions</li> </ul>
<ul> <li>"HIGH CELL"         <ul> <li>Acceleration factors known / assumed</li> <li>Stress run at "high" conditions</li> </ul> </li> </ul>
133 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 @ 2008 IBM Corporation



















SCREEN		
	ELECTRICAL SHORTS	
VOLTAGE SCREEN		
	FIN OPENS	OPENS
SCREEN		
CONLEN	DEFECT TYPES	
















BURN-IN TYPES				
<ul> <li>STATIC</li> <li>DC bias, high temperature</li> <li>High bipolar stress efficiency</li> </ul>				
<ul> <li>2X improvement</li> </ul>				
<ul> <li>LIMITED MONITOR INSITU (a.k.a. "Dynamic")</li> <li>1.5xVdd / 140C Tchip (goal)</li> <li>Functionally running w/expects (at least one output monitored)</li> <li>Typically 10X improvement</li> </ul>				
<ul> <li>INSITU         <ul> <li>1.5xVdd / 140C Tchip (goal)</li> <li>Functionally running w/expects (all outputs monitored (goal))</li> <li>Reduces "escapes" due to equipment and product</li> <li>Identifies marginal, recoverable fails</li> <li>Typically &gt;30X improvement</li> </ul> </li> </ul>				
145 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 © 2008 IBM Corporation				

	"TYPES" of BURN-IN "ESCAPES"
	Pattern
	<ul> <li>Insufficient stress patterns or circuit/electrical nodes not exercised/toggled</li> </ul>
	Functional
	Device not functional at Burn-in conditions
•	Recoverable
	<ul> <li>Fails recover before tests are performed</li> </ul>
•	Bias
	<ul> <li>Defects not significantly accelerated by temperature and/or voltage</li> </ul>
•	Operational
	<ul> <li>Failure to apply required stress conditions (equipment/procedural/etc.)</li> </ul>
146	BITS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 @ 2008 IBM Corporation









































OUTLINE	
<ul> <li>Reliability Stressing/Model</li> <li>Qualification Cycle</li> <li>Reliability "Categories" <ul> <li>"Technology" RE mechanisms</li> <li>"Defect" / "Product" RE mechanisms</li> </ul> </li> <li>Building a Reliability Model <ul> <li>Product Stress Profiles/Measurements</li> <li>Effects of Screens</li> </ul> </li> <li>Reliability Modeling <ul> <li>FITs, Chi-Squared, etc.</li> </ul> </li> </ul>	
<ul> <li>Manufacturing Screens</li> </ul>	
Reliability Monitoring	
159 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008	© 2008 IBM Corporation

























































VOLTAGE SCREEN			
<ul> <li>Dynamic (DVS)</li> </ul>			
<ul> <li>Voltages greater than BI</li> </ul>			
<ul> <li>Functionally running while at high voltage</li> </ul>			
<ul> <li>Good pattern coverage</li> </ul>			
<ul> <li>Enhanced (EVS)</li> </ul>			
<ul> <li>Voltages higher than DVS</li> </ul>			
<ul> <li>Static bumps to EVS voltage; no clocks at high Vdd</li> </ul>			
<ul> <li>Limited patterns</li> </ul>			
178 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 © 2008 IBM Corporation			













































OUTLINE	
<ul> <li>Reliability Stressing/Model</li> <li>Qualification Cycle</li> <li>Reliability "Categories" <ul> <li>"Technology" RE mechanisms</li> <li>"Defect" / "Product" RE mechanisms</li> </ul> </li> <li>Building a Reliability Model <ul> <li>Product Stress Profiles/Measurements</li> <li>Effects of Screens</li> </ul> </li> <li>Reliability Modeling <ul> <li>FITs, Chi-Squared, etc.</li> </ul> </li> </ul>	
<ul> <li>Manufacturing Screens</li> </ul>	
Reliability Monitoring	
193 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008	© 2008 IBM Corporation













MONITOR SCOPE
<ul> <li>Monitor needs to factor in</li> </ul>
<ul> <li>Fab(s)</li> </ul>
<ul> <li>Technology – same/similar features/design ground rules to existing monitors</li> </ul>
<ul> <li>Same critical tool set</li> </ul>
<ul> <li>Qual data for technology</li> </ul>
<ul> <li>Enough volume to have good vintage representation</li> </ul>
<ul> <li>Is there test/stress capacity in place to support</li> </ul>
<ul> <li>Consistent In-Line/Electrical/Maverick Criteria</li> </ul>
<ul> <li>Monitor vs. other products in the technology</li> </ul>
<ul> <li>Test Coverage, Unique Tests &amp; Screens</li> </ul>
<ul> <li>Operating Voltages</li> </ul>
<ul> <li>Design Features</li> </ul>
<ul> <li>Design Sensitivity To Defects</li> </ul>
198 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 © 2008 IBM Corporation











SUMMARY	
<ul> <li>Reliability Stressing/Model</li> </ul>	
<ul> <li>Qualification Cycle</li> </ul>	
<ul> <li>Reliability "Categories"</li> </ul>	
"Technology" RE mechanisms	
"Defect" / "Product" RE mechanisms	
<ul> <li>Building a Reliability Model</li> </ul>	
Product Stress Profiles/Measurements	
<ul> <li>Effects of Screens</li> </ul>	
<ul> <li>Reliability Modeling</li> </ul>	
<ul> <li>FITs, Chi-Squared, etc.</li> </ul>	
- Manufacturing Seveens	
<ul> <li>Manufacturing Screens</li> </ul>	
<ul> <li>Reliability Monitoring</li> </ul>	
201 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008	© 2008 IBM Corporation

ACKNOWLEDGEMENTS	
<ul> <li>Technology RE team in Burlington, Vt. For their help with the Wearout mechanisms sections</li> <li>Tim Sullivan</li> <li>Al Stong</li> <li>Ernest Wu</li> <li>Steve Mittl</li> <li>Ron Bolam</li> </ul>	
202 BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101")   March 09, 2008 @ 2008 IBM Corpo	ration



© 2008 IBM Corporation

#### **ABOUT THE AUTHOR**

Ann Swift is a Senior Engineer in the IBM Microelectronics Division of the Systems and Technology Group based in Essex Junction, Vermont. She received her B.S in Electrical Engineer from Penn State University and a M.S. in Materials Science from the University of Vermont. She has over 25 years of experience in the area of Reliability and Quality. She has worked in the area of DRAM quality and reliability. Her current assignment is in the area of logic product reliability engineering as a lead engineer working on Microprocessors, ASICs, and other custom logic products in 65nm, 45nm, and 32nm SOI and "bulk" CMOS technologies. She is responsible for the reliability of new products introduced in leading edge technologies. She has (co) authored several papers and has presented several times both internally and externally her popular "Product Reliability 101" talk.

BiTS 2008 Tutorial - Basic Chip Reliability Concepts (Product RE "101") | March 09, 2008

