



2008

Keynote Speaker

ARCHIVE 2008

“Packaging & Assembly in Pursuit of Moore’s Law and Beyond”

Karl Johnson Ph.D.

Vice President and Senior Fellow
Advanced Packaging Systems Integration Laboratory
Freescale Semiconductor

As the semiconductor industry continues in its pursuit along the curve of Moore’s Law from 65 nm to 45 nm, 32 nm and beyond, the challenges for packaging and assembly technologies are becoming significant. Packaging can no longer be thought of as a back end process largely independent of the silicon and product definition. The assembly and packaging technologies have become an integral component in the overall performance, figures of merit and cost competitiveness of these new generations of products. Further, market trends and customer expectations are moving rapidly into higher levels of system integration and system solutions. This trend is moving products toward greater levels of integration and diversification beyond the scaling of Moore’s Law.

Rapid market growth in areas beyond the traditional drivers for the semiconductor industry, such as computer and industrial applications, into consumer applications with semiconductor based systems becoming pervasive in all aspects of our lives is placing additional demands on packaging. These demands include but are not limited to lower cost, shorter time to market and greater flexibility and reuse.

This presentation addresses these new challenges, the trends in packaging and assembly and some unique solutions that are being developed and implemented. A broad spectrum of products solutions from system-on-chip, 3D, system-in-package as well as “wafer level” assembly are discussed.

Dr. Johnson leads the Advanced Packaging Systems Integration Laboratory (APSL) within the Freescale Technology Solutions Organization. This laboratory is responsible for the development and implementation of a broad spectrum of packaging advances in support of Freescale Semiconductor’s business and strategy. These innovations are in areas which include analog power, RF and sensor modules, automotive applications and advanced wirebond and flip chip packages.

COPYRIGHT NOTICE

The papers in this publication comprise the proceedings of the 2008 BiTS Workshop. They reflect the authors’ opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and ‘Burn-in & Test Socket Workshop’ are trademarks of BiTS Workshop LLC.



Packaging & Assembly in Pursuit of Moore's Law and Beyond



BiTS Workshop 2008 – Phoenix, AZ

**Dr. Karl J Johnson – Vice President/Senior Fellow
Freescale Semiconductor, Inc**



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.



Agenda

- **Packaging Evolution**
- **Market / IDM Evolution**
- **Challenges**
- **Advanced Package Development**
- **Freescale's Redistributed Chip Package (RCP)**
- **Conclusion**

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

2





More of Moore

Technology

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

freescale™
semiconductor

5

Market / IDM Evolution

- The market drivers have evolved:
 - Industrial
 - Computer
 - Wireless
 - Automotive
 - Customer
- The market demands system solutions
 - Greater functionality with software
 - Faster Time to Market (product refresh)
 - Cost, Cost, Cost
 - Flexibility and reuse
- Society demands “Green” solutions

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

freescale™
semiconductor

6

More than Moore

Cellular Evolution

Integration

Radio Modules

Technology Integration

Extreme Radio Radio + Modem

Power Amp Module - Organic Substrate

Front End Module - LTCC Substrate Embedded passives

TRX FC HDI substrate

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

7

- **Automotive & Analog Market Demands**
 - **Smaller Form Factor:**
(0.4mm lead pitch, WLCSP, Flip-Chip on Lead, System in a Package – etc.)
 - **Zero Defect**
 - **Increased Thermal Performance**
 - **Increasing voltage capability**
 - **Increased Functionality:**
Power Management, MCU, High-performance Analog, Memory, Sensor interface and integration

Consumer products need small form-factor of QFN/ WLCSP packages

System-in-a-package

CTE Compensation

Organic substrate Insert for stress-free mounting

Impact

Flip Chip

Chip On-lead

Power Gold Process

Your Technology Partner

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

8

Challenges


- **System on a Chip (More of Moore)**
 - **Compromised subsystem performance**
 - **Signal integrity**
 - **parasitics, cross coupling**
 - **Power and ground (core @ 1.0 volt)**
 - **Parasitics – inductances to ground, IR drop**
- **Design Cost**
- **Time to Market**
- **Decreasing flexibility and reuse**
- **Pad Limited Designs**

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

9



Packaging Cost Trends



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

10



Package Technology Generations

- Short term packaging needs will be met by incremental improvements of current generations of technology.

- Future package needs will require new technology to meet continuing package demands.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

11

PCB Embedded Die

PCB Embedded Die

- Stacked package on/in package
- Single chip systems
- RF modules
- Goal: smaller area, lower height, less cost

Development Work

- Companies: Casio, Imbera
- Universities: Fraunhofer


Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

12


Casio EWLP RF Module

Main die embedded in PCB (EWLP)

- Other die on top of board (WLP)
- Passives/packaged discretres on top of board (SMT)
- Target: phones, Bluetooth, GPS, TV tuner
- Joint development of Casio and CMK




10mm x 10mm Module with 1 EWLP, 7 WLP, 31 SMT



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

TI Package on Package (PoP)



TI Stacked PoP

- Baseband processor on bottom
- Three-die stacked memory on top
- Both packages are 14 x 14mm




Sony PoP

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

STMicro Stacked Chip Scale Package


Stacked CSP:
Wirebond SRAM + Flash DRAM
Up to 8 die stacked
Thinned die to 40um



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

Qualcomm Package in Package (PiP)


Package in Package:
Digital baseband + analog baseband + memory



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.


Innovation in Packaging

Freescale's *Redistributed Chip Package Technology*




Benefits


- Industry Leading Miniaturization – 30% size reduction, 30% in thickness vs. PBGA
- Ultra Low k compatible
- Green (halogen and Pb free)
- Eliminates package substrate, wire bonds and flip chip bumps
- Flexible technology
 - Single, Multi Chip, SiP
 - Good Thermal Management
 - PoP, MEM compatible



GSM EDGE 1.275
Radio in Package




LTE2 MAPBGA
13mm x 13mm x 1mm



LTE2 RCP
9mm x 9mm x 0.7mm


Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

17 


Redistributed Chip Packaging

Existing Packaging Technology


Wire Bond Package




RF Modules




Flip Chip Package




Freescale's *RCP Packaging Technology*






Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

18 

Redistributed Chip Package – 200 mm Panel





200 mm round panel
17 x 17 mm packages
208 IO, 1.0 mm pitch
82 packages/panel
2 layer build-up


Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

RCP RF Transceivers

- Packaging Requirements
 - Passives in build-up
 - Good RF electrical performance
 - Future generation size and cost shrink
- RCP Advantages
 - Shorter development cycle time
 - Improvement in isolation over HDI design through a higher density of grounding vias possible with RCP.
 - Size Reduction
> 0.80mm v. 1.20mm in thickness



RCP Build-Up
• VCO Inductors built in M1 layer.
• V1, M1 and V2 shown.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

RCP Integration Capabilities

GSM-EDGE Radio-in-Package

i.275 Transceiver - RCP

3G UMTS Radio-in-Package

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

21

RCP System Integration for Radio-in-Package

Memory Base

Transceiver & PA

Baseband Processor

Power Management

All 'sub-assemblies' are fully tested using traditional 'non-integrated' test methodologies AND using conventional lowest test cost (ATE) platforms

NOW READY FOR SYSTEM INTEGRATION

profile view

1.4mm

20mm


18mm

top view

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

22

Three Key Benefits of RCP are...



3G-UMTS Radio

45x90mm

30x30mm

440 - peripheral components
10 - layer PCB


86 - embedded peripheral components
36 - SMT peripheral components
Total of 122 peripheral components
Does not include PA or power FETS
3-4 layer PCB required for HIF

*~75% reduction in area
~70% peripheral components eliminated!*

(animated slide)

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

23



Conclusions


Market Demands:

- **Systems Integration with increasing functionality**
- **Speed of design (Time to Market)**
- **Flexibility**
- **Reuse**
- **Cost, Cost, Cost**

Are necessitating a revolution in packaging and assembly technologies

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

24





Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007.

25

