



ARCHIVE 2008

FROM EVALUATION TO PRACTICE

"Keeping It Real: Simulating QFN and BGA Probe Performance in the Test Lab" Kevin Deford, Nick Argyros, Jon Diller Synergetix

"Finite Element Analysis Using Elastic Membrane Technique for Test Socket Design Optimization" K. Prabakaran, Ila Pal Antares Advanced Test Technologies

> "High-Performance Contactors for Wafer-Level Test (WLT)" Jim Brandes Everett Charles Technologies

"A Latch System for the Delicate IC Package" Hideyuki Takahashi, Hide Furukawa Sensata Technologies, Inc.

COPYRIGHT NOTICE

The papers in this publication comprise the proceedings of the 2008 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.


All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.



From Evaluation to Practice




Conventional Test Method





From Evaluation to Practice








From Evaluation to Practice








From Evaluation to Practice








03/2008

Hot Topics Session

From Evaluation to Practice

Cons


- Inverted design
- Limited to spring pin contacts
- Can't simulate BGAs
- Socket artifacts








From Evaluation to Practice









From Evaluation to Practice









From Evaluation to Practice







From Evaluation to Practice





antares

From Evaluation to Practice

Finite Element Analysis Using Elastic Membrane Technique for Test Socket Design Optimization

2008 Burn-in and Test Socket Workshop March 9 - 12, 2008



(Praba) K. Prabakaran Ila Pal Antares Advanced Test Tech

	Overview		
• FEA			
Assumption	ons		
Socket			
• Pin – Free	and Test State		
Problem			
Solution			
Validation			
Conclusion	n		
	nite Element Analysis Using Elastic Membrane echnique for Test Socket Design Optimization	2	



From Evaluation to Practice


FEA

- Computer model of a material/design that is stressed and analyzed for specific results
- Load -> Deformation -> Strain -> Stress
- Excellent tool for design comparison
- Easy to determine design modifications to avoid failure deformation, stress
- Young Modulus (E) and Poisson's Ratio (v)
- Shear Modulus calculated, G = E/(2*(1+v))

3/11/2008


Finite Element Analysis Using Elastic Membrane Technique for Test Socket Design Optimization


3





From Evaluation to Practice








From Evaluation to Practice

Problem

- When socket mounted to the load board, pins push the socket body to bow
- Socket bowing causes preload to vary from high (outer edge) to low (center), even no preload, if deformation is high
- No preload may tilt and jam the pin inside the cavity
- No preload may damage the load board pad due to cyclic loading


3/11/2008


Finite Element Analysis Using Elastic Membrane Technique for Test Socket Design Optimization






From Evaluation to Practice









From Evaluation to Practice







From Evaluation to Practice



Deflection			
Socket	Measured	FEA (Membrane)	FEA (No- Membrane)
Project 1	3.2 mil	3.9 mil	5.5 mil
Project 2	3.5 mil	3.7 mil	4.6 mil
Project 3	1.2 mil	1.4 mil	1.6 mil
3/11/2008		alysis Using Elastic Membrar st Socket Design Optimizatio	



From Evaluation to Practice

Conclusion

- Elastic membrane technique predicts deformation value close to measured value
- Failure mechanism is mostly caused by higher deflection than stress, due to Preload
- Optimized socket design
- Reduced prototype and testing cost


3/11/2008

Finite Element Analysis Using Elastic Membrane Technique for Test Socket Design Optimization 15



From Evaluation to Practice








From Evaluation to Practice







From Evaluation to Practice

Traditional Test Method

Wafer Probe

- Confirms device functionality
- Cannot be a complete and thorough test
 - Devices' parametric performance is affected by packaging
 - Contacting constraints exist with traditional methods
 - Testing at-speed possible, but expensive
- Performed to increase probability that only good die are packaged
 - Packaging adds significant cost
 - Prefer to screen rejects at the wafer level


3/2008

High-Performance Contactors for Wafer-Level Test (WLT)





From Evaluation to Practice



New Method – Final Test on Wafer

Economic Advantages

- Testing traditionally >10% of cost of device manufacture
- Testing once rather than twice has potential to halve this
- Advantage less profound, but still present for those devices tested more than twice
- Improved possibilities of parallelism
- Shorter time to market

3/2008

High-Performance Contactors for Wafer-Level Test (WLT)

8



3/2008

Hot Topics Session

From Evaluation to Practice


9

Understanding Wafer-Level Test

Wafer-Level Test is mechanically similar to probe test


Wafer-Level Test must be identical electrically to package test


High-Performance Contactors for Wafer-Level Test (WLT)






From Evaluation to Practice








From Evaluation to Practice









From Evaluation to Practice









From Evaluation to Practice








From Evaluation to Practice








From Evaluation to Practice







From Evaluation to Practice




New-Architecture Probe				
	Sample S Electric	and the second s	ions	The second secon
		0.4 mm	0.3 mm	
	Bandwidth	25.8 GHz @ -1 dB*	12.4 GHz @ -1 dB*	
S	Loop Inductance	0.91 nH*	1.12 nH*	
1000	Continuous Current	1.2 A @ 20° C rise 1.7 A @ 40° C rise	TBD TBD	MUM
E	Current @ 1% duty cycle	7.7 A @ 20° C rise	TBD	B
* Native pitch, GSG, Vespel dielectric 3/2008 High-Performance Contactors for Wafer-Level Test (WLT) 24				




From Evaluation to Practice

New-Architecture Probe				
14	Sample S	Specifica	tions	
- 1 1 M	Mechan	ical	And the	
		0.4 mm	0.5 mm	2
	Test Height	2.40 mm (0.094")	2.73 mm (0.106")	
8	Compliance	0.64 mm (0.025")	0.64 mm (0.025")	S.
S	DUT-Side Compliance	0.5 mm (0.020")	0.5 mm (0.020")	2
	Force @ Test Height	30 g	25 g	2
S	Typical Life	500 k cycles*	500 k cycles*	S
	Finish (Plating)	Hard Gold, ot	hers pending	S
		* Lab tests		7
		XX		
3/2008 High-Performance Contactors for Wafer-Level Test (WLT) 25				





From Evaluation to Practice







From Evaluation to Practice

Sensata


Technologies



Hideyuki Takahashi , Japan Engineering Mgr Hide Furukawa , US Engineering Mgr


> Sensata Technologies Japan / Attleboro, MA









From Evaluation to Practice









From Evaluation to Practice









From Evaluation to Practice









From Evaluation to Practice









From Evaluation to Practice








From Evaluation to Practice




Test Result (2)				
Scratch mark result (Vertical Touch)				
After 100 cycles After 5000 cycles After 10000 cycles				
No scratch mark even after 10000 cycles.				
03/2008	A Latch System for the Delicate IC Pac	kage 14		




From Evaluation to Practice







From Evaluation to Practice



Applications "Vertical Touch" – Latch system		
	Distributing the force over a large are with Non horizontal movement avoid scratch marks and warpage on the IC	ds
	Vertical Touch latch system is good	d for
Soft mold IC		
	•Bare die IC	
	•Thin IC	
	•PoP IC / etc.	
03/2008	A Latch System for the Delicate IC Package	18



From Evaluation to Practice



