PUSHING THE POWER/ THERMAL ENVELOPE

“Comparison of Methods for Measuring Residual Stresses in Connector Alloy Strip for BiTS Applications”
John Harkness, FASM
Brush Wellman, Inc.

“Socket and Heat Sink Considerations in High Power Burn-in”
John McElreath
Micro Control Company

“Determining Thermal Resistance Characteristics Without a Power Sensor”
Trent Johnson
AMD
Jerry Tustaniwskyj
Delta Design

COPYRIGHT NOTICE
The papers in this publication comprise the proceedings of the 2007 BiTS Workshop. They reflect the authors’ opinions and are reproduced as presented, without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies; as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

All photographs in this archive are copyrighted by BiTS Workshop LLC. The BiTS logo and ‘Burn-in & Test Socket Workshop’ are trademarks of BiTS Workshop LLC.
COMPARISON OF METHODS FOR MEASURING RESIDUAL STRESSES IN CONNECTOR ALLOY STRIP FOR BiTS APPLICATIONS

John C. Harkness, FASM
Brush Wellman Incorporated
17876 St. Clair Avenue
Cleveland, OH 44110

OUTLINE

• Background of BiTS-grade strip
• Introduction to residual stresses in strip
• Questions
• Comparison of residual stress tests
  – X-Ray Diffraction
  – Wire-EDM Finger Test
  – Etch-to-1/2 Thickness Test
• Example results – Cu-Be strip
• Cu-Be results vs. literature
• Conclusions
• Future work
BACKGROUND

- **BiTS contact requirements**
  - Co-planar & dimensionally uniform STAMPED parts
  - Low/uniform/predictable AGING distortion
    - Reason: consistent spring performance in large grid arrays
- **One widely perceived cause** of problem = variable distortion from high/non-uniform residual stresses in strip
- **Opportunity** … provide the industry with “BiTS-grade”, **dimensionally stable** strip via processing for low/uniform residual stress

---

Residual Stress (I)
Definition & Origin in Cold Rolled Strip

**RESIDUAL STRESS** = The stress (Compressive or Tensile) which exists in an elastic solid body in the absence of, or in addition to, the stresses caused by an external load. Such stresses can arise in strip from NON-UNIFORM or localized deformation during rolling or stamping … even brushing.

Local surface deformation:
**COMPRESSIVE** surface & underlying **TENSILE** residual stress

Small Rolls  | Heavy Passes
--- | ---
Large Rolls  | Light Passes
Residual Stress (II)
Basic “Tool Kit” for Management & Control

- **References:** text books, literature, patents
- Deliberate “management”
  - Cold rolling practice
  - **Surface treatment** to impart desirable COMPRESSIVE stress (e.g., shot peening)
- Residual stress “reduction”
  - **Thermal stress relief** ... Render YS < residual stress (enable distortion for residual stress relief)
  - **Mechanical stress relief** (e.g., Tension or Stretch Bend Leveling) ...
    PLASTICALLY DEFORM strip to override original stress distribution
- **Combined** “management” + “reduction”

Questions (I)

- What stress distribution in strip is “best” for BiTS?
  - COMPRESSIVE surface stress enhances fatigue & corrosion resistance in engineering applications
  - TENSILE surface stress degrades Spring Bend Limit
  - Is ZERO stress “good” or “bad” in connectors?
    - **NO references in literature**
- How does stress vary over a large coil & does that alter part distortion between slit cuts/down length?
- Does slitting “release” as-shipped stress?
Questions (II)

- What is “best” practice for MECHANICAL STRESS RELIEF vs. shape correction (flattening/decambering) of a coil?
- Do parts-forming strains override as-shipped stresses?
- Do ELASTIC residual stresses affect precipitation & shrinkage during age hardening, increasing distortion?
- Does age hardening “thermally relieve” residual stress?

Residual Stress Tests for Strip

- **QUANTITATIVE measure**
  - X-Ray Diffraction
    - Stress-induced change in a diffraction pattern peak

- **QUALITATIVE measures**
  - Wire-EDM Finger Test
    - Deflection of cut fingers = relative indicator of base metal residual stress DISTRIBUTION over an area
  - Etch-to-1/2 Thickness Test
    - Distortion of a specimen after etching away of ½ thickness = relative indicator of through-t residual stress PROFILE
      - **QUANTITATIVE OPTION**: Step-wise etch & measure incremental change in curvature, compute residual stress vs. depth [NOT employed in this work]
X-Ray Diffraction (XRD) Test

- **Determine X-Ray Elastic Constant (XEC)**
  - Change in XRD peak vs. stress in 4-point bend test
  - **Alloy 25 unaged < Brush 60 aged < Alloy 25 aged**
- **Cu-Be settings = (311) peak, Mn target, no filter**
  - 10-12 exposures (10-13 minutes)/data point
- **Data types**
  - **Surface** residual stress
    - Line scan L, T or “contour map”
  - **Through-thickness** stress PROFILE
    - Surface to mid-plane -- serial etch
- **Stress = DIRECTIONAL** (L, T, 45 deg)
- **Specimen size**
  - Sheared sheets, slit cuts & stamped parts
- **Typical cost (2006)**
  - VENDOR = $100/data point, $40/etch step, $1500/XEC test

---

Wire-EDM Finger Test

- **Specimen Geometry**
  - 8 in. square sheared panel of strip
    - Wire-EDM 32 fingers, ¼ in. X 6 in. (L & T)
    - Can stack sheets in fixture for gang cutting
- **Measurement**
  - Hang panel & observe finger displacement(s)
    - Distortion pattern = **relative indicator** of stress distribution over area of panel
- **Cost (2006)**
  - VENDOR = $200-$400/single panel

---

Bizarre example – NOT “BiTS grade” material!!
Etch-to-1/2 Thickness Test (Etch Test)

- **Specimen Geometry**
  - Shear 0.4 in. x 6.5 in. specimens
  - Use steel backer sheet to prevent burr in thin strip
  - Shear in PAIRS
    - L, T & 45 deg
    - Mill Edge vs. Center of MW (L)

- **Procedure**
  - Mask one surface & etch to ½ thickness from opposite side
    - Cu-Be = hot ferric chloride, spray etched
  - Etched distortion = relative indicator of stress PROFILE in remaining ½ of strip thickness

- **Cost (2006)**
  - $35.00/single etched specimen

Residual Stress Test Comparison

6 ft. long coil end X 16 in. MW

Characterize ½ of Mill Width Only

- XRD Line Scan L, T & Through-t Profile
- Etch Test L, T & 45 deg
- Wire-EDM L & T

**GOAL:** “Baseline” Cu-Be stress distributions & understand effects of coil processing on them. Link to connector performance.

Unaged

Aged AFTER EDM
Age distortion??
XRD Results (I)
SURFACE Residual Stress in Alloy 25/190 Strip

- All surface stress = COMPRESSIVE
- NOT T/L = UNIFORM stress across MW
- T/L = center MORE COMPRESSIVE [LESS UNIFORM over width]
- Aging increases NOT T/L surface stress = MORE COMPRESSIVE
- Aging relieves T/L surface stress = LESS COMPRESSIVE

XRD Results (II)
THROUGH-THICKNESS Residual Stress Profiles of Alloy 25

- All surface stress = COMPRESSIVE
- Surface stress not proportional to rolled temper
- Interior stress fast approaches ZERO or low TENSILE
- Stress profiles = symmetrical about the strip mid-plane
XRD Results (III)

THROUGH-THICKNESS Residual Stress Profile
Changes in Alloy 25 During AGE HARDENING

• Aged 0 to 30+ min
  • Rapid HARDENING
  • Surface = LESS COMPRESSIVE
  • MID-PLANE = MORE TENSILE

• Aged 2 hr
  • Hardness plateau
  • Stress PROFILE approaches ZERO

Aging \(\Rightarrow\) “Thermal Stress Relief”? [Aged ½ H did NOT go to ZERO]

Wire-EDM Finger Test Results (I)

UNAGED Alloy 25 (1/2 Hard)

• Minimal L distortion, NOT T/L
• Large EDGE L deflection +T/L
• NO T distortion, +/- T/L
• FLAT fingers = Symmetrical thru-t profile, NOT “ZERO stress”

Thermal stress relief before EDM = INCONCLUSIVE
Wire-EDM Finger Test Results (II)

**FAILED Attempt to Predict Aging Distortion in Alloy 25**

- NO T/L strip = NO new L distortion after aging
- T/L strip REVERSED direction & lower L Edge finger distortion; NO other distortion
- T = NO distortion after aging

**Wire-EDM Test**

- Detects only large & asymmetrical stress profiles
- Does NOT predict aging distortion

---

Etch-to-1/2 Thickness Test Results (I)

**UNAGED Alloy 25 ½ Hard Strip**

- NOT T/L – negligible distortion
- T/L -- HIGH/VARIABLE distortion = through-t gradient (L)
- NO (T) stress gradient in UNAGED strip

*Regions of TENSILE residual stress contract on etching – ends curl toward the original TENSILE location*
Etch Test Results (II)

MILL HARDENED Alloy 190 & Brush 60 Strip

C17200: Alloy 190 XHM
C17460: Brush 60 HT

• Similar distortion in both Alloy 190 & Brush 60
  • Minor to moderate COIL SET, CROSS BOW & Twist
  • Opposite curvatures L vs. T
• Cross Bow → TRANSVERSE stress gradient in MILL HARDENED strip [NOT PRESENT IN UNAGED STRIP]

Residual Stress -- Distortion Correlation?
Stamping & Aging Distortion in Connector Alloy Strip

• NO REFERENCES on stamped/aged part distortion vs. stress in strip
• Single ref. to Etch Test distortion vs. various stress profiles
• INCONCLUSIVE BiTS customer trial with stamped & aged Alloy 25 parts
  – Stress profile UNCHANGED by Stretch Bend Leveling (SBL)
  – NO EFFECT of SBL on parts dimension variation
  – AGE HARDENING (+/- SBL) REDUCED parts variation
• More BiTS customer trials planned

NO “smoking gun”
Cu-Be Test Results vs. Literature (I)

UNAGED Alloy 25 ½ H, “XRD -- Then & Now”

- 1981: TENSILE surface stress [Supplier unknown]
- 2006: COMPRESSIVE surface stress [BW mat’l]
- Rolling practice change or supplier difference?

Cu-Be Test Results vs. Literature (II)

XRD Stress Profile & ETCH TEST DISTORTION vs. Tension Leveling Practice in Copper Alloy Strip

Ref.: Mitani, et al. (Furukawa Electric), 1999

T/L Parameters:
1. Mostly BENDING
2. Bend + Stretch
3. Pure STRETCH

- Settings (#2-4) = consistent with 2006 T/L Cu-Be profiles
- NO T/L = not reported

- All STRETCH (#5) = NO distortion $\rightarrow$ ZERO stress
- (#3) $\sim$ 2006 T/L Cu-Be

YIELDING IN PURE STRETCHING GIVES “STRESS-FREE” STRIP
Cu-Be Test Results vs. Literature (III)
ETCH TEST vs. Stretch Bend Leveling in C7025 Strip

2006 Alloy 25 (T/L) Falls between Ungerer SBL extremes

Ref.: Ungerer, 1995 [maker of SBL equipment]

Cu alloy (T/L or SBL) Ref.: Mitani, 1999

CONFLICTING CONCLUSIONS ON “BEST” MECHANICAL STRESS RELIEF?
OR IS YIELDING IN EITHER STRAIN MODE THE ANSWER?

Conclusions (I)

• Residual stresses: non-uniform deformation
• Residual stress control
  – Cold rolling practice
  – Mechanical stress relief (Tension Level or SBL)
  – Thermal stress relief
• Residual stress tests
  – XRD = quantitative surface stress distribution & through-t stress profile
  – Wire-EDM = insensitive & does not predict age distortion
  – Etch-to-1/2 Thickness = relative indication of through-t stress distribution
Conclusions (II)

- “Baseline” stresses in today’s Cu-Be strip
  - Surface **COMPRESSIVE** stresses in ALL Cu-Be (good)
  - Through-t stress profiles in **unaged** strip change to ZERO, then slightly **TENSILE** with depth
  - **Tension Leveling** → surface residual stress **MORE COMPRESSIVE**; mid-plane **MORE TENSILE**
    - **T/L** = **LESS UNIFORM** surface stress
  - **Stretch Bend Leveling** → apparently have not yet achieved **EFFECTIVE** mechanical stress relief
  - **Aging of Alloy 25 (600 F/2 hr)**
    - Surface stress = **MORE COMPRESSIVE** (NOT T/L), **LESS COMPRESSIVE** (T/L) ... ½ Hard
    - Stress profile approaches ZERO (NOT T/L) ... Hard
      - Aging imparts some “thermal stress relief”

Conclusions (III)

- **Cu-Be XRD & Etch Test results vs. literature**
  - Alloy 25 stress profile = **OPPOSITE “sign”** of 1981 data
  - T/L Alloy 25 stress profile = consistent with literature on strip T/L with bend + stretch < YS of both strain modes
  - T/L Alloy 25 strip = Etch Test distortion consistent with literature
    - **Apparently conflicting conclusions** on “best” **MECHANICAL STRESS RELIEF** practice

- **NO correlation (yet) of BiTS connector distortion with a known stress distribution**
  - No literature references
  - Initial Alloy 25 BiTS customer trial **INCONCLUSIVE**

- **“Best” residual stress distribution for BiTS strip performance remains undefined**
Future Work

- IMPLEMENT cost-effective residual stress test
  - Etch Test = Process development & inspection
  - XRD = R & D tool
- CONFIRM residual stress -- distortion correlation in stamped & aged BiTS parts
  - More “discriminating” BiTS customer trial(s)
- DEVELOP a proprietary process to make BiTS strip with a preferred residual stress distribution for dimension stability as-stamped & after age hardening
  - Guide development by residual stress testing
Socket and Heat Sink Considerations in High Power Burn-In

John McElreath

2007 Burn-in and Test Socket Workshop

Overview – Bath Tub Curve

We Want To Get To Here With Burn-In

Failure Rate

Time
Burn-In Example

Desired Burn-In Temp = 150 Degrees C
No Individual Temperature Control
Device Power Plus or Minus 40%
Oven Airflow Plus or Minus 30%
Low Temperature Device = 135.8
High Temperature Device = 167.2

Low Temperature Device Will Take 4.14 Times As Long to Burn-In

Using Acceleration Factor as defined in A.T.& T. Reliability Manual: Klinger, Nakada, Menendez

What Affects the Burn-In Temperature?

Thermal Schematic Representation of Factors to be Addressed

While a major factor - Resistance From Die to Package is not part of this discussion.
Interface Factors Affecting Burn-In

1. Interface Selection and Issues - Rds
2. Heat Flow Through BIB
3. HeatSink Considerations
4. Temperature Measurement
5. Burn-In Chamber Layout Considerations
   • Conclusion

Interface Resistance Dependant On Both the Heat Sink and DUT:

• Interface Materials
• Flatness
• Force Applied
• Force Centrality
• Size
• Foreign Particles
Interface Material Testing

Air Pressure and Flow Control

Simulated DUT w/ Heater Control

Heat Sink Force Control

Interface Materials

Thermal Resistance Versus Power

- Calculated Data
- Manufacturer Data

Thermal Resistance (cm²°C/W)

Pressure (psi)
Flatness and Flatness Measurement

Lap Thermal Heads to:
0.5 Microns
Use Bearing Analysis Statistics to Pass Thermal Heads.
Sink to DUT Resistances =
0.1 °C / W on 22x22 mm head at 10psi interface pressure

Injected Interface Material

• Can introduce a interface material via injection holes

• e.g. – Helium’s Thermal Conductivity is 6x Air
Force Centrality

DUT to HeatSink Resistance Versus Centrality of Applied Force

Resistance (C/W)

3 – 4 mm on 22 x 22 Head

Force Centrality Radius

Force Centrality Measurement

Make a Simulated DUT with Strain Gauges to be able to measure the Force Centrality

March 11 - 14, 2007
BIB Design Factors Affecting Burn-In

1. Interface Selection and Issues
2. Heat Flow Through BIB - Rba
3. HeatSink Considerations
4. Temperature Measurement
5. Burn-In Chamber Layout Considerations
   • Conclusion

Typical BIB to Air Resistance Values for Various Pin Count Devices

• 208 Pins ~ 11 °C/W
• 1000 Pins ~ 6 °C/W
• 1500 Pins ~ 3 °C/W
• 2000 Pins ~ 1.5 - 2 °C/W
• With Tdut – Tair = 140°C on a 2000 pin Device, Approx. 80 Watts may go into BIB
BIB Backer Treatments

Install temperature sensors on the BIB to monitor BIB Temperature

HeatSink Factors Affecting Burn-In

1. Interface Selection and Issues
2. Heat Flow Through BIB
3. HeatSink Considerations - Rsa
4. Temperature Measurement
5. Burn-In Chamber Layout Considerations
   • Conclusion
Steps to design a HeatSink

- Determine Device Minimum and Maximum Power
- Using Max Power - Determine DUT to Air Resistance Required for Air Temp and Burn-in Temp ($R_t = \Delta T/Q$)

\[ R_{t} = \frac{(R_{ds}+R_{sa}) \cdot R_{ba}}{(R_{ds} + R_{sa} + R_{ba})} \]

Rds from testing or data sheets
Rba from experience or testing

Design Steps Cont'd

- Determine Rsa required
- Using chamber or Socket air flow data, Design a HeatSink to meet this requirement. Don't Over-design. Undertemps the Biggest Problem.
- Check DUT at low end of power tolerance with HeatSink performance.
- Is a heater req'd?
  - Verify Chamber can source the required power.
  - Heater placement critical to ensure heat goes into the DUT, not up into the air.
  - Cartridge heater easier to get heat down near the DUT than a foil heater.
Paper #2

March 11 - 14, 2007

10
Final HeatSink Design

- Short, Coarse Fins for Lower Power Part
- Force Application Spread to Achieve Force Centrality
- DUT Temp Sensor
- Cartridge Heater Close to DUT

Temperature Measurement
Factors Affecting Burn-In

1. Interface Selection and Issues
2. Heat Flow Through BIB
3. HeatSink Considerations
4. Temperature Measurement (T1-T2)
5. Burn-In Chamber Layout Considerations
   • Conclusion
Temperature Sensing

Need to consider:
- External Sensor or Internal Diode
- Accuracy
- Size of Sensor
- Flatness of Sensor
- Cost of Sensor

Temperature Measurement Correction

The larger the temperature difference (Theatsink – Tdut) the greater the error.

Using a calibration fixture – determine correction factor such that:

\[ T_{dut} = T_{meas} + CF \times (T_{meas} - T_{sink}) \]
Temperature Sensor Issues

- Insulating Sleeve – Need to measure the DUT, not the Heatsink
- How Big is the Blob – Solder or Glue?
- How Flat is the Sensor?

RTD DUT Temperature Sensor

Advantages:
1. Can read a voltage for direct temperature measurement. (No cold junction compensation).
2. Can use stranded wires. No strain relief.

Disadvantages:
2. Fragile. (Very thin ceramic.)
3. Fairly high chip to ceramic thermal resistance.
Thermocouple DUT Temperature Sensor

Advantages:
1. Low cost.
2. Durable. (Nickel plated copper.)
3. Low chip to copper thermal resistance.
4. Repeatable. (Machined compliant copper surface and low thermal resistance.)
5. Fairly accurate.

Disadvantages:
1. Need cold junction compensation
2. Solid wires, need strain relief.

Cold Junction Compensation
Chamber Layout Factors Affecting Burn-In

1. Interface Selection and Issues
2. Heat Flow Through BIB
3. HeatSink Considerations
4. Temperature Measurement
5. Burn-In Chamber Layout Considerations
  • Conclusion

HeatSink Orientation
Per Device Air Flow Control

Burn-In Temperature Variation Versus Power and Air Flow Fluctuation

<table>
<thead>
<tr>
<th></th>
<th>-30% Air Flow</th>
<th>Nominal Air Flow</th>
<th>+30% Air Flow</th>
</tr>
</thead>
<tbody>
<tr>
<td>+40% Power</td>
<td>159.3</td>
<td>152.9</td>
<td>148.9</td>
</tr>
<tr>
<td>Nominal Power</td>
<td>148.1</td>
<td>143.5 Deg. C</td>
<td>140.6</td>
</tr>
<tr>
<td>-40% Power</td>
<td>136.9</td>
<td>134.1</td>
<td>132.4</td>
</tr>
</tbody>
</table>
Chamber Specific Airflow Considerations

Chamber Airflow Characteristics Needed Whether Air Flow is Controlled via a Socket Level Fan or Chamber Tray

Air Flow Versus DUT's per BIB

<table>
<thead>
<tr>
<th>Per Valve Air Flow (cfm)</th>
<th># of Full Open Valves per Tray</th>
</tr>
</thead>
<tbody>
<tr>
<td>16.0</td>
<td>0</td>
</tr>
<tr>
<td>12.0</td>
<td>4</td>
</tr>
<tr>
<td>8.0</td>
<td>8</td>
</tr>
<tr>
<td>4.0</td>
<td>12</td>
</tr>
<tr>
<td>0.0</td>
<td>16</td>
</tr>
</tbody>
</table>

Conclusion

• Determining how to burn-in a Device during the design phases, may create an easier to test component.
• Fully understanding the chamber specific characteristics will yield the most effective burn-in solution. What does the Thermal Circuit look like?
• Developing tools for evaluating properties of materials, verifying designs, and calibrating measurement tools will get all the Devices to the bottom of the Bathtub.
Determining Thermal Resistance Characteristics Without a Power Sensor

2007 Burn-in and Test Socket Workshop
March 12, 2007

Trent Johnson, AMD
Jerry Tustaniwskyj, Delta Design

Agenda

• Thermal Resistance Overview
• Problem Statement
• Two Methodologies Tried by AMD
• One Methodology Tried by Delta Design
• Results
• Summary
Thermal Stack-Up

Thermal Stack-Up - Lumped Mass Approximation

\[ T_a \] - ambient temperature
\[ T_i \] - "lumped" intermediate temp. (substrate, socket, etc)
\[ T_d \] - DUT (chip) temperature
\[ T_l \] - DUT lid temperature
\[ T_h \] - heater temperature
\[ T_s \] - heat sink temperature
\[ T_f \] - cooling fluid temperature
\[ P_d \] - DUT power
\[ P_h \] - heater power
\[ P_f \] - power removed by cooling fluid
\[ M_x \] - thermal mass at \( T_x \)
\[ \theta_{x-y} \] - thermal resistance between \( T_x \) and \( T_y \)
Traditional Thermal Resistance Measurement

\[ \Delta T_{\text{resist}} = \frac{\Delta \text{Temperature}}{\Delta \text{Power}} \]

Measure:
- Power Output
- Temperature

\[ T_{\text{resist}}^{\text{total}} = T_{\text{resist}}^{\text{TIM1}} + T_{\text{resist}}^{\text{LID}} + T_{\text{resist}}^{\text{TIM2}} \]

March 12, 2007 Determining Thermal Resistance Characteristics Without a Power Sensor

Traditional Thermal Resistance Measurement

- \( T_h \) measured by inexpensive temperature sensor
- \( T_d \) measured by on-die thermal diode
- \( P_d \) measured by DUT power meter
  - \text{dynamic DUT power swings are hard to measure}
  - \text{Accurate power meters are expensive!!}

\[ T_{\text{resist}} = \frac{T_d - T_h}{\rho_d} \]

March 12, 2007 Determining Thermal Resistance Characteristics Without a Power Sensor
March 12, 2007

Determining Thermal Resistance Characteristics
Without a Power Sensor

Problem Statement

Good

Bad

March 12, 2007

Problem Statement

• Need to detect poor thermal interfaces on a large scale of thermal heads
• Cannot afford an accurate power meter for all thermal heads

Task:
• Observe symptoms of poor \(T_{\text{resist}}\)
• Try to fit ideal behavior into a model

Good

Bad
First Method

- Input a step function in **diode control** & observe response of Thermal head
- Theoretical Response:

![Graphs showing temperature response](#)

**First Method: Actual response**

![Graphs showing calibration and test temperature](#)
First Method (results)

- Slow and unpredictable sample rate
  - Sample noise may cause false passes or false fails
- Sampled ringing and overshoots do not match mathematical models very well
- Thermal control response varies between thermal heads
  - Variations in system components causes some heads to ring or overshoot naturally
  - Test depends heavily on refrigerant level
- Repeatability is terrible
  - Only the worst of the worst are caught consistently

Second Method

- Input a step function in heater control & observe response of Thermal Diode
- Try to fit ideal behavior into a model
- Theoretical response:
Second Method

• Actual response:

![Characterizing Diode response graph](image)

Second Method (experimental results)

• Resulting curve fits the mathematical model:

\[
T_d(t) \approx T_{d\infty} - C_1 e^{-t/\tau_1} - C_2 e^{-t/\tau_2}
\]

• \(\tau_1\) & \(\tau_2\) are time constants that are functions of thermal resistance \(\theta_{h-L}\) (TIM2)

• Limitations on correlation to \(\theta_{h-L}\):
  – Slow sample rate and/or inconsistent sample period
  – \(\tau_1\) and \(\tau_2\) are also a function of TIM1 and interactions with ambient conditions

• Note that high current applications require low electrical resistance
  – \(\Rightarrow\) low thermal resistance to ambient
Second Method: observations

- Near the start of the ramp, good interfaces have higher slope than bad interfaces
- Near the end of the ramp, bad interfaces have higher slopes than good interfaces

Second Method

- Set a metric as the slope between the 10 and 25 second marks

Characterizing Diode response

Slope = 0.172°C/sec
March 12, 2007 Determining Thermal Resistance Characteristics Without a Power Sensor

Second Method (wide deployment results)

• Histogram shows a normal distribution with a tail of abnormal results

![Diode response graph]

March 12, 2007 Determining Thermal Resistance Characteristics Without a Power Sensor

Second Method (wide deployment results)

Root Cause of Interfaces with high slope:

• Inadequate mating force
• Gimballing problems
• Deformed TIM
• Burned TIM

![Images of interfaces]
**Third Method**

- Near the start of the ramp, good interfaces have higher slope than bad interfaces
- DSP upgrades have enabled us to sample temperature faster

![Temperature vs. Samples Graph](image1)

**Third Method**

- Actual response:

![Temperature vs. Time Graph](image2)
Third Method

• Set a metric to be the slope between the 45 and 55 degree marks

March 12, 2007 Determining Thermal Resistance Characteristics Without a Power Sensor

Third Method

• Third method faster than second method
  – 5X or more when measuring a good interface
• Uses the same theory as the second method
• Good correlation with second method
  – Diverges somewhat for very good interfaces
• Faster sampling yields consistent results
• Less dependent on interactions with ambient
  – ⇒ better correlation with thermal resistance
  – ⇒ theoretically more accurate than second method

March 12, 2007 Determining Thermal Resistance Characteristics Without a Power Sensor

Paper #3
Correlation

\[ y = 22.782e^{-3.8013x} \]

\[ R^2 = 0.9777 \]

Comparison

<table>
<thead>
<tr>
<th></th>
<th>Method 1</th>
<th>Method 2</th>
<th>Method 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Works</td>
<td>✗</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Currently in use</td>
<td>✗</td>
<td>✓</td>
<td>✗</td>
</tr>
<tr>
<td>Most accurate</td>
<td>✗</td>
<td>?</td>
<td>?</td>
</tr>
<tr>
<td>Fastest</td>
<td>✗</td>
<td>✗</td>
<td>✓</td>
</tr>
<tr>
<td>Can work on all systems @ AMD</td>
<td>✗</td>
<td>✓</td>
<td>✗</td>
</tr>
</tbody>
</table>
Method (2&3) Limitations

- Raw test results cannot easily differentiate between TIM1 & TIM2 outliers
  - Work in progress
- Some amount of sampling noise exists, but is minimal
- Correlation with thermal resistance possible but complicated by dependence on other factors
- Accuracy of either method not yet quantified

Summary

- We have developed two working metrics for determining thermal resistance without a power meter
- Statistical results confirm effectiveness of both tests
- Visual inspection confirms defects exist for test outliers