

ARCHIVE 2006 Session 4 Managing Advanced Packaging

Managing Advanced Packagin Demands

"The Challenges Of Handling & Socketing Packaged Image Sensors" Steve Hamren — Micron Technology

"Ultra Fine Pitch Socket Development Challenges" Wei-ming Chi, Ken Kassa, Chak Fung Kon — Intel Corporation

"PCB's In The Test Environment" Hardeep Heer — Everett Charles Technologies STG

"Are Sockets Required For Test And Burn-in?" Belgacem Haba, Ph.D. — Tessera, Inc.

COPYRIGHT NOTICE

• The papers in this publication comprise the proceedings of the 2006 BiTS Workshop. They reflect the authors' opinions and are reproduced as presented , without change. Their inclusion in this publication does not constitute an endorsement by the BiTS Workshop, the sponsors, BiTS Workshop LLC, or the authors.

• There is NO copyright protection claimed by this publication or the authors. However, each presentation is the work of the authors and their respective companies: as such, it is strongly suggested that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies.

• The BiTS logo and 'Burn-in & Test Socket Workshop' are trademarks of BiTS Workshop LLC.












Managing Advanced Packaging Demands







Managing Advanced Packaging Demands

5

Applications for Image Sensors

Security

- Surveillance cameras
- Biometrics/ Finger print readers
- Face recognition
- Bomb Robots


Toys & Recreation

- Golf Swing Analysis
- Web Cameras
- Toy Robots





March 2006

BiTS 2006














Theory of Operation					
<u>CMOS</u>	Photodetector Active Amplifier Photodetector Active Amplifier Photodetector Photodetector Active Photodetector Photodetector Active Photodetector Photodetector <t< th=""><th></th></t<>				
With CMOS, each photosite has a built-in amplifier and can be read individually & randomly. The analog-to-digital converter is on chip so the output can be used without additional processing. Since CMOS technology is used, additional circuitry like Auto-focus, anti-jitter, etccan be incorporated on the die. This results in lower cost, smaller cameras and less power consumption.					
March 2006	BiTS 2006	9			






Managing Advanced Packaging Demands




































Managing Advanced Packaging Demands








Managing Advanced Packaging Demands

























Managing Advanced Packaging Demands







Ultra Fine Pitch Socket Development Challenges

Wei-ming Chi Ken Kassa Chak Fung Konc Intel Corp

Chak Fung Kong Intel Corp March 14 2006

2006 Burn-in and Test Socket Workshop








Managing Advanced Packaging Demands

Problem Statement

- Future industry products show significant reductions in pad sizes for package and motherboard (MB), Solder Resist Opening (SRO), solder ball size, and pitch
- Mechanical alignment between socket contactor and SRO/Pad/Solder Ball is critical to testability
- Current alignment capabilities and assessment methodology are inadequate to fulfill future socket needs





Managing Advanced Packaging Demands


Technical Challenges

improve mechanical alignment accuracy

- Determination on Machining Precision required for mechanical alignment
 - Predictive Statistical Tools vs. Trial and Error


Machining Accuracy (Tolerance Control)

- > CNC Machining Tolerance Control (Drilling BKM)
- Material Issue
- Pin Tip Size Reduction vs. Pin Tip Durability
- Advanced Alignment Feature











	Case 1	Case 2
W	Normal	Normal
Х	Normal	Normal
Y	Normal	Random
CPK	1.33	1.03
DPM	30	290
<u>ons</u> with <u>i</u> ting any F gns	ndependent no RSS assumptio	variances involving <u>li</u> ormal distributions on leads to over- or un equire a tool better th









11



Managing Advanced Packaging Demands

Conclusions

- Ultra fine pitch with smaller SRO/Pads leads to greater challenges of mechanical alignment to industry
- Predictive statistical tools other than commonly used RSS is needed.
- Material selection is getting more challenging due to pitch/SRO reduction
- Advanced alignment features will be needed in the future (passive vs. active vs. others)





Managing Advanced Packaging Demands


PCB's in the Test Environment

ECT BiTS Presentation

Hardeep Heer




EVERETT CHARLES TECHNOLOGIES Testing the limits






Test Industry Trends										
De	evice	Pack	age pi	tches are	e shrink	ing				
(mr	n) 2	2005	2006	6 2007	2008	2009	2010	2011	2012	2013
CS	> (0.3	0.2	0.2	0.2	0.2	0.2	0.15	0.15	0.15
QF) (0.4	0.4	0.4	0.3	0.3	0.3	0.3	0.3	0.3
QFI	N (0.4	0.4	0.4	0.3	0.3	0.3	0.3	0.3	0.3
FBC	GA (0.4	0.3	0.3	0.3	0.3	0.3	0.3	0.3	0.3
Source: ITRS 2005										
Device Package Pin Counts are growing, plus the steady drive to increase PARALLELISM (multi site test)										
c/p	2008	5	2006	2007	2008	2009	2010	2011	201	2 2013
DINIO	.000		.000	.1000	.4400	.4040	4450	450	- 470	4 400

PINS <900	<990	<1088	<1198	<1318	<1450	<1596	<1754	<1930
Source: ITRS 2005								3





Managing Advanced Packaging Demands





PCB Technology Comparison Leading edge technologies

	PCB Std.	ATE PCB's
Overall Thickness	0.090"	0.200"
Min. Drill Size	0.010"	0.006"
Aspect Ratio	Up to 14:1	Up to 31:1
Impedance Tol.	10%	5%
Impedance Measured	Coupons	Up to 100% on Board of all net
Flatness	0.7%	Min 0.3%
		6




Managing Advanced Packaging Demands









 Process tole Cumulative process tolerand drilling. 			ng
 Front to back registration 	-	0.002"	
 Punch accuracy 	-	0.001"	
 Cumulative Drill process 	-	0.005"*	
 Material movement 	-	0.003"**	
Wicking	-	0.002	
 Total 		0.013"	Ó
 * Includes drill wander / de 	flectio	n for micro-drills	
 ** Varies with material / de 	sign, i	f not compensate	d
(\bigcirc)			9


































Managing Advanced Packaging Demands



<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>




Managing Advanced Packaging Demands

Additional impact from Exotic Material


Impact on Finer Pitch


- On material reliability;
 - Drilling of densely populated holes in devices like DUT,s, BGA, do not allow the localized material temperature to cool down to below the Tg of the material before adjacent hole is drilled. This is known to have resulted in localized delamination.
- On glass to resin bond;
 - Weaker bond provides passages for processing chemistries to seep in. This effects the long term reliability of the board.





















Managing Advanced Packaging Demands

Flute constraints and Deflection

- Flip Drilling
 - Half of the hole depth is drilled from one side then the panel is flipped and balance of the hole depth is drilled from second side.
 - Necessity to control the overlap.
 Otherwise it causes
 - Mis-aligned hole
 - Debris entrapment
 - Poor plating quality
 - Shorts







Via Formation – Hole Preparation

- > Challenges resulting from smaller diameters
 - Drill debris removal
 - Must be removed before wet processing
 - Plugged holes will result in partial / full voids
 - · Reduces hole sizes due to glass fibers / debris
 - Entrapped gas bubbles are harder to dislodge;
 - results in voiding of the holes
 - Hole wall preparation and Smear removal
 - Harder for processing chemistries to penetrate, making it harder to have good hole wall preparation and smear removal.
 - Smear will cause interconnect separation






Managing Advanced Packaging Demands

Via Formation - Plating

Plating

- Higher aspect ratios limits flow of plating chemistries
 - Results in hourglass type of holes
- Unbalanced plating distribution on surface and between surface and holes;
 - Etching of traces is inconsistent, resulting trace width variation on the board and between boards.
 - Effect impedance.

Via Formation – Plating – Hourglass Effect






Managing Advanced Packaging Demands

Key strategies to address Plating of high aspect ratio holes


- > Improve throwing power of plating chemistries.
- Fluid transfer mechanism to further improve the throwing power of chemistries.
- > Ability to plate at lower ASF to improve distribution
- Barrel plating process to reduce plating on the surface. This process also improves the impedance of the surface layer.
- Via plugging process after copper plating to overcome process limitations of hard Nickel / Gold baths.





Managing Advanced Packaging Demands

<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>






Managing Advanced Packaging Demands

Summary

> Via Formation

- Higher aspect ratio, micro vias challenges not only registration process capabilities but also exposes limitation of Hole preparation and Plating Processes
 - Improve drill bit design to reduce deflection and better debris extraction
 - Drilling parameters for cleaner holes
 - Single head drilling machine with CCD camera
 - Proprietary process to improve chemistry flows and throwing powers
 - Specialized processes to improve plating distribution.





Are Sockets Required for Test and Burn-in ?

2006 Burn-in and Test Socket Workshop March 12 - 15, 2006

> Belgacem Haba, Ph.D. Tessera, Inc.

















Managing Advanced Packaging Demands









Managing Advanced Packaging Demands








Managing Advanced Packaging Demands























































Managing Advanced Packaging Demands









Session 4









Managing Advanced Packaging Demands




















Solder Pad/Volume Examples










Bel Haba


Example: 400 µm pad Good reliability demonstrated (1500 cycles thermal shock) with pads >200microns, micro contact height = 125 microns


29















Managing Advanced Packaging Demands







Managing Advanced Packaging Demands

